Patent US3183841A successfully refreshed from Google Patents.
Patent US3862182A successfully refreshed from Google Patents.
Patent US5291148A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5291148A Expired / Lapsed US ⏱️ 0.0 years remaining

Gain linearization with coplanar waveguide

Assignee: The AT&T MVPD Group LLC
•
Filing: 1992-12-22
•
Granted: 1994-03-01
•
Expires: 2012-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A predistortion linearizer (20) is operative with a microwave signal, as may be provided by signal source (62) to linearize the gain of a power amplifier, such as a traveling-wave-tube power amplifier (74), by introduction of an amplitude and/or a phase distortion to the microwave signal wherein the distortion is inverse to a distortion introduced by the power amplifier, thereby to compensate for the distortion of the power amplifier. The linearizer is constructed of two channels (22, 24) which are operated in parallel but approximately 180 degrees out of phase, with an additional phase increment provided by delay lines (46, 56) to offset one channel from the other channel by a phase difference in a range of approximately 160-200 degrees. Included within each channel is a diode circuit (40, 50) wherein the diode circuit (40) includes a set of PIN diodes operated in linear fashion in the channel (22), and the diode circuit (50) includes a set of Schottky diodes operated in nonlinear fashion in the channel (24). The limiter diode circuit (50) limits signal amplitude resulting in a gain expansion and a phase advance upon summation of signal vectors of the two channels to provide an output signal. These are adjusted to compensate for the gain compression and phase lag of the power amplifier. In each of the diode circuits, the diodes are mounted on components of a coplanar waveguide for symmetry in construction and avoidance of generation of parasitic reactances.

Inventors

  • 👤 Russ A. Reisner
  • 👤 Wilbert Copeland
  • 👤 Arnold Berman
  • 👤 Charles C. Curello

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 08:27
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/32; H03F1/3241; H03F1/3252; H03F1/3276; H03F2200/00; H03F2200/198

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 263 words
A linearizer comprising: a first signal channel and a second signal channel, a power divider and a power combiner, said power divider receiving an input signal and dividing power of the input signal between said first and said second channels, said power combiner combining a signal of said first channel with a signal of said second channel to produce an output signal; a first diode circuit disposed in said first channel and being operative in a linear fashion, and a second diode circuit disposed in said second channel and being operative in a nonlinear fashion, each of said diode circuits comprising coplanar waveguide and a set of four diodes mounted upon said coplanar waveguide, in each of said diode circuits there being a first and a second of said diodes connected electrically between a center conductor of said coplanar waveguide and a first side conductor of said coplanar waveguide and a third and a fourth of said diodes connected electrically between said center conductor of said coplanar waveguide and a second side conductor of said coplanar waveguide, an arrangement of said diodes of said first diode circuit being the same as an arrangement of said diodes of said second diode circuit; and wherein the diodes of said first diode circuit have different electrical characteristics than the diodes of said second diode circuit to provide for a larger linear range encompassing a larger range of signal amplitude to the signal of said first channel than to the signal of said second channel, the linear range being greater by at least a factor of three.
Claim 2
Dependent Claim 263 words
A linearizer comprising: a first signal channel and a second signal channel, a power divider and a power combiner, said power divider receiving an input signal and dividing power of the input signal between said first and said second channels, said power combiner combining a signal of said first channel with a signal of said second channel to produce an output signal; a first diode circuit disposed in said first channel and being operative in a linear fashion, and a second diode circuit disposed in said second channel and being operative in a nonlinear fashion, each of said diode circuits comprising coplanar waveguide and a set of four diodes mounted upon said coplanar waveguide, in each of said diode circuits there being a first and a second of said diodes connected electrically between a center conductor of said coplanar waveguide and a first side conductor of said coplanar waveguide and a third and a fourth of said diodes connected electrically between said center conductor of said coplanar waveguide and a second side conductor of said coplanar waveguide, an arrangement of said diodes of said first diode circuit being the same as an arrangement of said diodes of said second diode circuit; and wherein the diodes of said first diode circuit have different electrical characteristics than the diodes of said second diode circuit to provide for a larger linear range encompassing a larger range of signal amplitude to the signal of said first channel than to the signal of said second channel, the linear range being greater by at least a factor of three.
Claim 3
Dependent Claim 120 words
A linearizer according to claim 1 further comprising bias means connected to the diodes of at least one of said diode circuits to provide for adjustment of the relative amplitudes of signals propagating through said first and said second channels wherein the ratio of amplitude of the signal of said first channel to the amplitude of the signal of said second channel is in a range of approximately from 1:1 to 3:1, said range of amplitude ratios allowing for a vectorial combination of the signals of said first and said second channels providing for a distortion of the output signal characterized by gain expansion and phase shift to compensate for a distortion of an electrical device driven by said linearizer.
Claim 4
Dependent Claim 60 words
A linearizer according to claim 2 wherein said power divider and said power combiner introduce a phase shift of 180 degrees between signals of said first and said second channels, said linearizer further comprising delay means for introducing a delay between signals of said first and said second channels contributing a phase increment of approximately plus or minus twenty degrees.
Claim 5
Dependent Claim 38 words
A linearizer according to claim 3 wherein said power divider and said power combiner are constructed in microstrip or stripline, said linearizer further comprising in each of said channels a transition between coplanar waveguide and microstrip or stripline.
Claim 6
Dependent Claim 25 words
A linearizer according to claim 4 further comprising attenuator means for adjusting the relative amplitudes of the signals of said first and said second channels.
Claim 7
Dependent Claim 68 words
A linearizer according to claim 5 further comprising means coupled to an input port of said power divider to adjust the amplitude of the input signal to fall within an operating range of said linearizer, and means coupled to an output port of said power combiner to adjust the amplitude of the output signal to fall within an operating range of the electrical device driven by said linearizer.
Claim 8
Dependent Claim 28 words
A linearizer according to claim 6 wherein the diodes of said first diode circuit are PIN diodes, and the diodes of said second diode circuit are Schottky diodes.
Claim 9
Dependent Claim 46 words
A linearizer according to claim 7 wherein, the signals of said first channel and of said second channel are electromagnetic waves having equal wavelengths and, in each of said diode circuits, said first and said second diodes are spaced apart by a quarter of said wavelength.
Claim 10
Dependent Claim 55 words
A linearizer according to claim 8 wherein, in each of said diode circuits, said first and said third diodes are arranged in a plane transverse to a longitudinal direction of said coplanar waveguide and said second and said fourth diodes are arranged in a further plane transverse to the longitudinal direction of said coplanar waveguide.

References Cited (Backward Citations)

US5172068A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-02-28 1997-08-30 1998-03-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-02-28 2001-08-30 2002-03-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-02-28 2005-08-30 2006-03-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag