Patent US5290723A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5290723A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a nonvolatile semiconductor memory

Assignee: Intellectual Ventures I LLC
•
Filing: 1992-09-25
•
Granted: 1994-03-01
•
Expires: 2012-09-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a nonvolatile semiconductor memory including forming a first insulating film, a first semiconductor film for forming floating gates, a second insulating film, and a second semiconductor film for forming control gates in that order on a semiconductor substrate, and forming etching masks, each having a configuration corresponding to that of the floating gate, at every other one of areas on the second semiconductor film where the floating gates are to be formed. Side wall spacers are formed on both side walls of each of the etching masks and a third semiconductor film, formed of the same material as that of the second semiconductor film is selectively grown on parts of the second semiconductor film which are not covered by any of the etching masks and the side wall spacers. Then the side wall spacers are removed and the second semiconductor film under the side wall spacers, the second insulating film and the first semiconductor film, together with the third semiconductor film in a direction substantially perpendicular to a surface of the semiconductor substrate by using the etching masks.

Inventors

  • 👤 Tomofune Tani
  • 👤 Kenji Anzai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 11:39
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30; H10B69/00; Y; Y10; Y10S; Y10S438/00; Y10S438/954

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 187 words
A method of manufacturing a nonvolatile semiconductor memory, comprising the steps of: (a) forming a first insulating film, a first semiconductor film for forming floating gates, a second insulating film, and a second semiconductor film for forming control gates in that order on a semiconductor substrate; (b) forming etching masks, each having a configuration corresponding to that of the floating gate, at every other one of ares on said second semiconductor film where the floating gates are to be formed; (c) forming side wall spacers on both side walls of each of said etching masks; (d) growing selectively a third semiconductor film formed of the same material as that of said second semiconductor film on parts of said second semiconductor film which are not covered by any of said etching masks and said side wall spacers; (e) removing said side wall spacers; and (f) etching selectively said second semiconductor film, under said side wall spacers, said second insulating film and said first semiconductor film, together with said third semiconductor film in a direction substantially perpendicular to a surface of said semiconductor substrate by using said etching masks.
Claim 2
Independent Claim 187 words
A method of manufacturing a nonvolatile semiconductor memory, comprising the steps of: (a) forming a first insulating film, a first semiconductor film for forming floating gates, a second insulating film, and a second semiconductor film for forming control gates in that order on a semiconductor substrate; (b) forming etching masks, each having a configuration corresponding to that of the floating gate, at every other one of ares on said second semiconductor film where the floating gates are to be formed; (c) forming side wall spacers on both side walls of each of said etching masks; (d) growing selectively a third semiconductor film formed of the same material as that of said second semiconductor film on parts of said second semiconductor film which are not covered by any of said etching masks and said side wall spacers; (e) removing said side wall spacers; and (f) etching selectively said second semiconductor film, under said side wall spacers, said second insulating film and said first semiconductor film, together with said third semiconductor film in a direction substantially perpendicular to a surface of said semiconductor substrate by using said etching masks.
Claim 3
Dependent Claim 28 words
A method according to claim 1, wherein in the step of forming said side wall spacers, a length of a space between the side wall spacers is controlled.
Claim 4
Dependent Claim 30 words
A method according to claim 1, wherein a thickness of said third semiconductor film is larger than the total thickness of said first semiconductor film and said second semiconductor film.
Claim 5
Dependent Claim 55 words
A method according to claim 1, wherein in said etching step, slit-like parts in lamination of said first semiconductor film, said second insulating film and said second semiconductor film disposed between said etching masks and said third semiconductor film are etched and finally said third semiconductor film formed by said selective growth is also removed.
Claim 6
Dependent Claim 16 words
A method according to claim 1, wherein said side wall spacers are removed by wet etching.
Claim 7
Dependent Claim 43 words
A method according to claim 5, wherein said second semiconductor film, said second insulating film and said first semiconductor film are etched together with said third semiconductor film by reactive ion etching after said side wall spacers are removed by the wet etching.

References Cited (Backward Citations)

US5110753A Cited
US5002896A Cited
US5091327A Cited
US5114872A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-02-28 1997-08-30 1998-03-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-02-28 2001-08-30 2002-03-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-02-28 2005-08-30 2006-03-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag