US5289517A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital pulse processing device
Assignee: Hitachi Ltd
•
Filing: 1991-09-10
•
Granted: 1994-02-22
•
Expires: 2011-09-10
Abstract
Abstract A digital pulse processing device is capable of selecting desired precision. The digital pulse processing device includes a counter group for counting pulses output from a pulse output device, the counter group having a plurality of counters A and B that can be separated from and coupled with each other, a mode control circuit for instructing separation and coupling of the counters A and B, and a control circuit for separating and coupling the counters A and B in accordance with the instruction of the mode control circuit. An overflow condition of the free-run counter B is detected using an overflow flag. Detection of an overflow is conducted by setting the flag when an overflow condition has occurred twice or more. The flag is reset by rewriting the state of the flag by a software. An overflow condition which has occurred for the first time is detected in the conventional manner and is treated as carry or borrow. A register is provided to hold the value of the counter B when a microcomputer reads in the counter B. In this way, even when (Delta)A(i)=0, speed detection operation can be executed using the value of the counter B obtained synchronously with the counting of the counter A.
Inventors
- 👤 Mamoru Ohba
- 👤 Mitsuru Watabe
- 👤 Rika Minami
- 👤 Sanshiro Obara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 20:51
CPC Classifications
G; G01; G01P; G01P3/00; G01P3/42; G01P3/44; G01P3/48; G01P3/481; G01P3/489
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
116 words
A digital pulse processing device, comprising: a first counter group including at least first and second counters for counting pulses output from at least one of a first pulse generator and a second pulse generator; and coupling control means connected to said first and second counters for changing over an operation mode of said first counter group between a first operation mode in which said first and second counters are in a coupled state so as to operate as a single counter to count the output from said first pulse generator and a second operation mode in which said first and second counters operate individually to count the output of said first and second pulse generators.
Claim 2
Dependent Claim
116 words
A digital pulse processing device, comprising: a first counter group including at least first and second counters for counting pulses output from at least one of a first pulse generator and a second pulse generator; and coupling control means connected to said first and second counters for changing over an operation mode of said first counter group between a first operation mode in which said first and second counters are in a coupled state so as to operate as a single counter to count the output from said first pulse generator and a second operation mode in which said first and second counters operate individually to count the output of said first and second pulse generators.
Claim 3
Dependent Claim
209 words
A digital pulse processing device, comprising: a first counter group including at least first and second counters for counting pulses output from at least one of a first pulse generator and a second pulse generator; coupling control means connected to said first and second counters for changing over an operation mode of said first counter group between a fist operation mode in which said first and second counters are in a coupled state so as to operate as a single counter to count the output from said first pulse generator and a second operation mode in which said first and second counters operate individually to count the output of said first and second pulse generators; a second counter group for counting clock pulses having a higher frequency than the pulses output from said first and second pulse generators; a latch group including latches corresponding to said second counters, said latch group holding a value output from said second counter group; and storing latch selection means for determining whether the output value of said second counter is held in a latch in response to said second operation mode of said first counter group or held in said latches in response to said first operation mode of said first counter group.
Claim 4
Dependent Claim
209 words
A digital pulse processing device, comprising: a first counter group including at least first and second counters for counting pulses output from at least one of a first pulse generator and a second pulse generator; coupling control means connected to said first and second counters for changing over an operation mode of said first counter group between a fist operation mode in which said first and second counters are in a coupled state so as to operate as a single counter to count the output from said first pulse generator and a second operation mode in which said first and second counters operate individually to count the output of said first and second pulse generators; a second counter group for counting clock pulses having a higher frequency than the pulses output from said first and second pulse generators; a latch group including latches corresponding to said second counters, said latch group holding a value output from said second counter group; and storing latch selection means for determining whether the output value of said second counter is held in a latch in response to said second operation mode of said first counter group or held in said latches in response to said first operation mode of said first counter group.
Claim 5
Dependent Claim
54 words
A digital pulse processing device according to claim 2, further comprising overflow detection means for detecting an overflow condition of said second counter in said first latch or said first and second latches from a state of said first latch or said first and second latches corresponding to an operation of said first counter.
Claim 6
Dependent Claim
79 words
A digital pulse processing device according to claim 2, wherein a pulse counting circuit including said second counter and said latches further includes latch control means for storing a value of said second counter by a read-in instruction to a latch from a microcomputer, for outputting a wait signal to said microcomputer until a value of said second counter is defined, and for outputting data to said microcomputer from said second counter synchronously with operation of said second counter.
Claim 7
Dependent Claim
80 words
A digital pulse processing device according to claim 3, wherein a pulse counting circuit including said second counter group and said latches further includes latch control means for storing a value of said second counter by a read-in instruction to a latch from a microcomputer, for outputting a wait signal to said microcomputer until a value of said second counter is defined, and for outputting data to said microcomputer from said second counters synchronously with operation of said second counters.
Claim 8
Dependent Claim
69 words
A digital pulse processing device according to claim 2, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit including means for selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating a counting process of the single pulse train.
Claim 9
Dependent Claim
66 words
A digital pulse processing device according to claim 3, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating a counting process of the single pulse train.
Claim 10
Dependent Claim
66 words
A digital pulse processing device according to claim 4, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating a counting process of the single pulse train.
Claim 11
Dependent Claim
66 words
A digital pulse processing device according to claim 5, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating a counting process of the single pulse train.
Claim 12
Dependent Claim
96 words
A microcomputer comprising: a digital pulse processing device and a microprocessor both formed on a same substrate and connected with each other through a system bus, said digital pulse processing device including a first counter group having at least one counter for counting pulses output from a pulse generator, and coupling control means for changing over operation of said first counter group between a first mode of operation of a sole counter of said counter group and a second mode of operation of a plurality of counters of said first counter group in a coupled state.
Claim 13
Dependent Claim
96 words
A microcomputer comprising: a digital pulse processing device and a microprocessor both formed on a same substrate and connected with each other through a system bus, said digital pulse processing device including a first counter group having at least one counter for counting pulses output from a pulse generator, and coupling control means for changing over operation of said first counter group between a first mode of operation of a sole counter of said counter group and a second mode of operation of a plurality of counters of said first counter group in a coupled state.
Claim 14
Dependent Claim
240 words
A microcomputer comprising: a digital pulse processing device and microprocessor both formed on a same substrate and connected with each other through a system bus, said digital pulse processing device including a first counter group including at least one counter for counting pulses output from a pulse generator, coupling control means for changing over operation of said first counter group between a first mode of operation of a sole counter of said first counter group and a second mode of operation of a plurality of counters of said first counter group in a coupled state, a second counter group for counting clock pulses having a higher frequency than pulses output from said pulse generator, a latch group having a same number of latches as the number of counters in said second counter group, said latch group holding a value output from said second counter group, and storing latch selection means for determining whether an output value of said second counter group is to be held in a sole latch in said latch group in response to said first mode of operation of a sole counter in said first counter group or whether said output value is to be held in a same number of latches coupled in said latch group in response to said second mode of operation of a plurality of coupled counters in said first counter group as the number of counters coupled in said first counter group.
Claim 15
Dependent Claim
240 words
A microcomputer comprising: a digital pulse processing device and microprocessor both formed on a same substrate and connected with each other through a system bus, said digital pulse processing device including a first counter group including at least one counter for counting pulses output from a pulse generator, coupling control means for changing over operation of said first counter group between a first mode of operation of a sole counter of said first counter group and a second mode of operation of a plurality of counters of said first counter group in a coupled state, a second counter group for counting clock pulses having a higher frequency than pulses output from said pulse generator, a latch group having a same number of latches as the number of counters in said second counter group, said latch group holding a value output from said second counter group, and storing latch selection means for determining whether an output value of said second counter group is to be held in a sole latch in said latch group in response to said first mode of operation of a sole counter in said first counter group or whether said output value is to be held in a same number of latches coupled in said latch group in response to said second mode of operation of a plurality of coupled counters in said first counter group as the number of counters coupled in said first counter group.
Claim 16
Dependent Claim
52 words
A microcomputer according to claim 11, further comprising overflow detection means for detecting an overflow condition of said second counter in said first latch or said first and second latches from a state of said first latch or said first and second latches corresponding to an operation of said first counter group.
Claim 17
Dependent Claim
80 words
A microcomputer according to claim 11, wherein a pulse counting circuit including said second counter group and said latches further includes latch control means for storing a value of said second counter group by a read-in instruction to a latch from a microcomputer, for outputting a wait signal to said microcomputer until a value of said second counter group is defined, and for outputting data to said microcomputer from said second counters synchronously with operation of said second counter group.
Claim 18
Dependent Claim
79 words
A microcomputer according to claim 12, wherein a pulse counting circuit including said second counter group and said latches further includes latch control means for storing a value of said second counter by a read-in instruction to a latch from a microcomputer, for outputting a wait signal to said microcomputer until a value of said second counter group is defined, and for outputting data to said microcomputer from said second counters synchronously with operation of said second counter group.
Claim 19
Dependent Claim
66 words
A microcomputer according to claim 11, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit including mean for selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating a counting process of the signal pulse train.
Claim 20
Dependent Claim
67 words
A microcomputer according to claim 12, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit including mean for selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of the input made up of a single pulse train and a signal for designating a counting method process of the single pulse train.
Claim 21
Dependent Claim
66 words
A microcomputer according to claim 13, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit including means for selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating the counting method of the single pulse train.
Claim 22
Dependent Claim
66 words
A microcomputer according to claim 14, further comprising a pulse preprocessing unit having two pulse input terminals, said pulse preprocessing unit including means for selecting either counting of one or two single-phase pulses, counting of two-phase pulses having a directional component or counting of an input made up of a single pulse train and a signal for designating a counting process of the single pulse train.
Claim 23
Dependent Claim
57 words
A digital pulse processing device, comprising: a first counter for counting pulses output from a first pulse generator; a selector coupled to said first counter for selecting carry signals output from said first counter or pulses output from a second pulse generator; and a second counter coupled to said selector for counting pulses output from said selector.
Claim 24
Dependent Claim
57 words
A digital pulse processing device, comprising: a first counter for counting pulses output from a first pulse generator; a selector coupled to said first counter for selecting carry signals output from said first counter or pulses output from a second pulse generator; and a second counter coupled to said selector for counting pulses output from said selector.
Claim 25
Dependent Claim
167 words
A digital pulse processing device, comprising: a first counter for counting pulses output from a first pulse generator; a selector coupled to said first counter for selecting carry signals output from said first counter or pulses output from a second pulse generator; a second counter coupled to said selector for counting pulses output from said selector; a timer for counting clock pulses having a higher frequency than the pulses output from said first and second pulse generators; a first latch and a second latch each having half of a bit length of said timer; and a second selector for storing upper bit signals of said timer in said first latch and for storing lower bit signals of said timer in said second latch when said first selector selects said carry signal output from said first counter, and for storing said lower bit signals of said timer in said first latch and said second latch when said first selector selects said pulses output from said second pulse generator.
Claim 26
Dependent Claim
167 words
A digital pulse processing device, comprising: a first counter for counting pulses output from a first pulse generator; a selector coupled to said first counter for selecting carry signals output from said first counter or pulses output from a second pulse generator; a second counter coupled to said selector for counting pulses output from said selector; a timer for counting clock pulses having a higher frequency than the pulses output from said first and second pulse generators; a first latch and a second latch each having half of a bit length of said timer; and a second selector for storing upper bit signals of said timer in said first latch and for storing lower bit signals of said timer in said second latch when said first selector selects said carry signal output from said first counter, and for storing said lower bit signals of said timer in said first latch and said second latch when said first selector selects said pulses output from said second pulse generator.
References Cited (Backward Citations)
US3832640A
Cited
US4143327A
Cited
US4216530A
Cited
US4251722A
Cited
US4277693A
Cited
US4486890A
Cited
US4501005A
Cited
JPS59100866A
Cited
JPS60159657A
Cited
US4663770A
Cited
US4633183A
Cited
EP0343352A1
Cited
US5020082A
Cited
US4912734A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-21 | 1997-08-23 | 1998-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-21 | 2001-08-23 | 2002-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-21 | 2005-08-23 | 2006-02-22 | $7700.00 | Window Closed / Lapsed |