Patent US5289048A successfully refreshed from Google Patents.
US5289048A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog multiplexer circuit having an active load circuit functioning commonly for a plurality of bipolar differential amplifying input circuits
Assignee: Toshiba Corp
•
Filing: 1992-07-31
•
Granted: 1994-02-22
•
Expires: 2012-07-31
Abstract
Abstract An analog multiplexer circuit comprising bipolar differential amplifying input circuits, an active load circuit, a selector circuit, an emitter-grounded circuit, and a switch circuit. Differential analog signals are supplied to each of the input circuits. The active load circuit functions commonly for the input circuits. The selector circuit selects one of the input circuits in accordance with a selection signal. The emitter-grounded circuit is used to output the differentially amplified signal generated by the differential amplifying circuit constituted by the selected input circuit and the active load circuit. The switch circuit is inserted between the active load circuit and one of the input circuits and is turned on and off by the selection signal. When the one of the input circuits is not selected, the switch circuit is off, thus electrically disconnecting the one of the input circuit from other input circuit. When the one of the input circuits is selected, the switch circuit is on, thus electrically connecting the one of the input circuit and the active load circuit.
Inventors
- 👤 Ichiro Ishihara
- 👤 Naoki Itoh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:25
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/62; H03K17/603; H03K17/6257
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
117 words
A multiplexer circuit comprising: bipolar differential amplifying input circuits connected to receive analog signals; an active load circuit connected to said bipolar differential amplifying input circuits; a selector circuit for controlling operating currents of said bipolar differential amplifying input circuits, in accordance with a selection signal, to select one of said bipolar differential amplifying input circuits; and switch means inserted between said active load circuit and at least one of said bipolar differential amplifying input circuits, controlled by the selection signal to be turned on to select said at least one of said bipolar differential amplifying input circuits and to be turned off not to select said at least one of said bipolar differential amplifying input circuits.
Claim 2
Dependent Claim
117 words
A multiplexer circuit comprising: bipolar differential amplifying input circuits connected to receive analog signals; an active load circuit connected to said bipolar differential amplifying input circuits; a selector circuit for controlling operating currents of said bipolar differential amplifying input circuits, in accordance with a selection signal, to select one of said bipolar differential amplifying input circuits; and switch means inserted between said active load circuit and at least one of said bipolar differential amplifying input circuits, controlled by the selection signal to be turned on to select said at least one of said bipolar differential amplifying input circuits and to be turned off not to select said at least one of said bipolar differential amplifying input circuits.
Claim 3
Dependent Claim
65 words
The multiplexer circuit according to claim 1, wherein at least one of said bipolar differential amplifying input circuits comprises a pair of differential input bipolar transistors, each having a base connected to receive a differential analog signal and an emitter connected to the emitter of the other, forming an emitter node, and a constant current source connected between the emitter node and a power supply.
Claim 4
Dependent Claim
94 words
The multiplexer circuit according to claim 1, wherein at least one of said bipolar differential amplifying input circuits comprises first and second bipolar transistors, each having a collector connected to said active load circuit and having an emitter connected to the emitter of the other, forming an emitter node, a constant current source connected between the emitter node and a power supply, and third and fourth bipolar transistors Darlington-connected to said first and second bipolar transistors, respectively, each having a collector connected to ground and a base connected to receive a respective analog signal.
Claim 5
Dependent Claim
17 words
The multiplexer circuit according to claim 1, wherein said active load circuit is a current mirror circuit.
Claim 6
Dependent Claim
59 words
The multiplexer circuit according to claim 2, wherein said active load circuit includes a pair of load bipolar transistors, each having a collector connected to said switch means, a base connected to the base of the other, and an emitter connected to ground, the collector and base of one of said load bipolar transistors being connected to each other.
Claim 7
Dependent Claim
57 words
The multiplexer circuit according to claim 3, wherein said active load circuit includes a pair of load bipolar transistors having collectors connected to said first and second bipolar transistors, respectively, bases connected to each other, and emitters connected to the ground, the collector and base of one of said load bipolar transistors being connected to each other.
Claim 8
Dependent Claim
35 words
The multiplexer circuit according to claim 1, wherein said selector circuit includes a plurality of switch elements for controlling the operating current of said bipolar differential amplifying input circuits in response to the selection signal.
Claim 9
Dependent Claim
17 words
The multiplexer circuit according to claim 7, wherein each of said switch elements is a MOS transistor.
Claim 10
Dependent Claim
60 words
The multiplexer circuit according to claim 2, wherein said selector circuit includes a MOS transistor having a current path connected between ground and the emitter node of said differential input bipolar transistors, a gate connected to receive the selection signal, said MOS transistor being off while receiving the selection signal and being turned on while not receiving the selection signal.
Claim 11
Dependent Claim
56 words
The multiplexer circuit according to claim 3, wherein said selector circuit includes a MOS transistor having a current path connected between the ground and the emitter node of said first and second bipolar transistors, a gate connected to receive the selection signal, said MOS transistor being off while selected and being turned on while not selected.
Claim 12
Dependent Claim
83 words
The multiplexer circuit according to claim 1, wherein said switch means includes a first and second transistors connected between said active load circuit and at least one of said bipolar differential amplifying input circuits and controlled by the selection signal to be on or off, said first and second transistors being off while said at least one of said bipolar differential amplifying input circuits is selected, and on while said at least one of said bipolar differential amplifying input circuits is not selected.
Claim 13
Dependent Claim
101 words
The multiplexer circuit according to claim 5, wherein said switch means includes a pair of switching transistors connected between one of said differential input bipolar transistors and one of said load bipolar transistors, and between the other of said differential input bipolar transistors and the other of said load bipolar transistors, respectively, and controlled by the selection signal to be on or off, said pair of switching transistors being off while said at least one of said bipolar differential amplifying input circuits is not selected, and on while said at least on of said bipolar differential amplifying input circuits is selected.
Claim 14
Dependent Claim
41 words
The multiplexer circuit according to claim 1, further comprising an emitter-grounded circuit for outputting a differentially amplified signal generated by a differential amplifying circuit constituted by said active load circuit and the selected one of said bipolar differential amplifying input circuits.
Claim 15
Dependent Claim
64 words
The multiplexer circuit according to claim 13, wherein said emitter-grounded circuit comprises a bipolar transistor having a collector, a base connected to said bipolar differential amplifying input circuits, and an emitter connected to the ground, and a load resistor connected between a power supply and the collector of said bipolar transistor, and said output signal is output from the collector of said bipolar transistor.
References Cited (Backward Citations)
US4191856A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-21 | 1997-08-23 | 1998-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-21 | 2001-08-23 | 2002-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-21 | 2005-08-23 | 2006-02-22 | $7700.00 | Window Closed / Lapsed |