← Back to Patent Explorer
US5288659A Expired / Lapsed US ⏱️ 0.0 years remaining

Photonic-integrated-circuit fabrication process

Assignee: Nokia Bell Labs
•
Filing: 1992-09-14
•
Granted: 1994-02-22
•
Expires: 2012-09-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved process for fabricating photonic circuits is disclosed. The inventive process starts with a growth of a base wafer comprising a stack of epitaxial layers of various materials. At least a portion of each of the material layers will ultimately be a functioning part of any of a number of devices which will form the PIC or will serve a role in at least one of the fabrication processing steps. Specific inventive processing steps are addressed to (1) interconnecting passive waveguides, active devices, and grating filtering regions without the substantial optical discontinuities which appear in the prior art, and (2) etching continuous waveguide mesas to different depths in different regions of the PIC so as to optimize the performance of each PIC device.

Inventors

  • 👤 Thomas L. Koch
  • 👤 Uziel Koren

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 07:25
CPC Classifications
H; H01; H01S; H01S5/00; H01S5/02; H01S5/026; H01S5/0262; H01S5/0264; G; G02; G02B; G02B6/00; G02B6/10; G02B6/12; G02B6/122; G02B6/124; G02B6/13; G02B6/136; H10; H10D; H10D84/00; H10D84/01; H10D84/02; H10D84/05; H01S5/10; H01S5/12; H01S5/1231; Y; Y10; Y10S; Y10S148/00; Y10S148/095; Y10S148/106; Y10S438/00; Y10S438/942

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 316 words
A method of fabricating at least one photonic integrated circuit comprising epitaxially growing a stack of numerous layers of semiconductor materials, at least two of which differ in either material composition or doping level or doping type, at least a portion of each of the material layers serving a function in at least one of the devices which will comprise the photonic integrated circuit or in at least one of the photonic integrated circuit fabrication steps, THE INVENTION CHARACTERIZED IN THAT (1) the stack is selectively etched to define areas of specific layer combinations, at least a portion of some of such areas ultimately forming devices which will comprise the photonic integrated circuit, the specific layer combination of each such areas being appropriate for each of such devices, (2) a first, stripe geometry, mask is subsequently deposited to protect the region of the remaining stack underlying the mask from subsequent etching, (3) unmasked portions of the stack are subsequently etched, (4) a second mask, at least a portion of which overlies the first mask, and at least a portion of the overlying region of said overlying mask having a width larger than that of the first, stripe geometry, mask, is subsequently deposited to protect the region of the remaining stack underlying either the first or second mask from subsequent etching, (5) unmasked portions of the stack are subsequently etched, whereby portions of the stack which underlie only the second mask are less deeply etched than portions of the stack which do not underlie either of the masks, and a stripe geometry mesa is thereby formed with regions of deep and shallow sidewalls, (6) growing additional epitaxial materials which serve as current blocking layers in regions adjacent to those regions which ultimately form devices to which electric fields are applied, and said same additional epitaxial materials serve as cladding layers in regions which ultimately form optical waveguides.
Claim 2
Independent Claim 316 words
A method of fabricating at least one photonic integrated circuit comprising epitaxially growing a stack of numerous layers of semiconductor materials, at least two of which differ in either material composition or doping level or doping type, at least a portion of each of the material layers serving a function in at least one of the devices which will comprise the photonic integrated circuit or in at least one of the photonic integrated circuit fabrication steps, THE INVENTION CHARACTERIZED IN THAT (1) the stack is selectively etched to define areas of specific layer combinations, at least a portion of some of such areas ultimately forming devices which will comprise the photonic integrated circuit, the specific layer combination of each such areas being appropriate for each of such devices, (2) a first, stripe geometry, mask is subsequently deposited to protect the region of the remaining stack underlying the mask from subsequent etching, (3) unmasked portions of the stack are subsequently etched, (4) a second mask, at least a portion of which overlies the first mask, and at least a portion of the overlying region of said overlying mask having a width larger than that of the first, stripe geometry, mask, is subsequently deposited to protect the region of the remaining stack underlying either the first or second mask from subsequent etching, (5) unmasked portions of the stack are subsequently etched, whereby portions of the stack which underlie only the second mask are less deeply etched than portions of the stack which do not underlie either of the masks, and a stripe geometry mesa is thereby formed with regions of deep and shallow sidewalls, (6) growing additional epitaxial materials which serve as current blocking layers in regions adjacent to those regions which ultimately form devices to which electric fields are applied, and said same additional epitaxial materials serve as cladding layers in regions which ultimately form optical waveguides.
Claim 3
Dependent Claim 13 words
The method of claim 1 wherein subsequently grown epitaxial material comprises semi-insulating materials.
Claim 4
Dependent Claim 18 words
The method of claim 2 wherein doped semiconductor material is subsequently epitaxially grown over said additional epitaxial materials.
Claim 5
Dependent Claim 54 words
The method of claim 1 wherein regions which will ultimately form devices to which electric fields will be applied are masked prior to growth of said additional epitaxial materials so as to avoid growth of said additional epitaxial materials over said regions which will ultimately form devices to which electric fields will be applied.
Claim 6
Dependent Claim 41 words
The method of claim 4 wherein said mask is removed and doped semiconductor material is subsequently epitaxially grown over said unmasked regions to provide electrical contact to said regions which will ultimately form devices to which electric fields will be applied.

References Cited (Backward Citations)

US4575851A Cited
US4622674A Cited
JPS59229889A Cited
US4665528A Cited
US4759023A Cited
JPS61260696A Cited
US4820655A Cited
JPS62296588A Cited
JPS63114190A Cited
US5147825A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-02-21 1997-08-23 1998-02-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-02-21 2001-08-23 2002-02-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-02-21 2005-08-23 2006-02-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag