US5266506A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making substantially linear field-effect transistor
Assignee: Nokia Bell Labs
•
Filing: 1992-03-13
•
Granted: 1993-11-30
•
Expires: 2012-03-13
Abstract
Abstract An FET with multiple channels to provide a substantially linear transfer characteristic. The widths and carrier concentrations of the channels, and the depths of the channels below the gate of the FET, are adjusted such that a substantially linear gate voltage-to-output current (drain) transfer characteristic of the FET results. In addition, the electrical characteristics of the FET may be adjusted by changing the spacing of the drain and source diffusions from the gate.
Inventors
- 👤 Donald R. Green, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 13:17
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/472; H10D30/473; H10D30/4732; H10D30/474; Y; Y10; Y10S; Y10S148/00; Y10S148/053; Y10S977/00; Y10S977/70; Y10S977/755; Y10S977/761; Y10S977/902; Y10S977/932; Y10S977/936; Y10S977/938
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
164 words
A method of making a field-effect transistor, CHARACTERIZED BY THE STEPS OF: forming on a substrate a plurality of alternating donor and conduction layers arranged from top to bottom, each layer having a thickness, the donor layer having a wider bandgap than the conduction layer and having donor impurities therein for providing carriers to channels in the conduction layers, the thicknesses of the conduction layers decreasing from the top to bottom layers; forming a gate on the top conduction layer; implanting into the donor and conduction layers, masked by the gate, to form self-aligned source and drain regions; and, contacting the so formed source and drain regions; wherein each of the channels are at different depths below the gate; and wherein the thickness of the conduction layers, the depths of the channels, and the charge carrier concentrations therein are selected to provide a substantially linear transistor gate input voltage-to-output drain current transfer characteristic over substantially all gate input voltages between pinch-off and channel saturation.
Claim 2
Independent Claim
164 words
A method of making a field-effect transistor, CHARACTERIZED BY THE STEPS OF: forming on a substrate a plurality of alternating donor and conduction layers arranged from top to bottom, each layer having a thickness, the donor layer having a wider bandgap than the conduction layer and having donor impurities therein for providing carriers to channels in the conduction layers, the thicknesses of the conduction layers decreasing from the top to bottom layers; forming a gate on the top conduction layer; implanting into the donor and conduction layers, masked by the gate, to form self-aligned source and drain regions; and, contacting the so formed source and drain regions; wherein each of the channels are at different depths below the gate; and wherein the thickness of the conduction layers, the depths of the channels, and the charge carrier concentrations therein are selected to provide a substantially linear transistor gate input voltage-to-output drain current transfer characteristic over substantially all gate input voltages between pinch-off and channel saturation.
Claim 3
Dependent Claim
33 words
The method of making a field-effect transistor as recited in claim 1, wherein the gate is a metal deposited on one of the plurality of channel layers to form a rectifying contact therewith.
Claim 4
Dependent Claim
59 words
The method of making a field-effect transistor as recited in claim 2, further characterized by the steps of: forming a superlattice of alternating wide and narrow bandgap material between the substrate and the plurality of donor and conduction layers; and, forming a buffer layer of a wide bandgap material between the superlattice and plurality of donor and conduction layers.
Claim 5
Dependent Claim
25 words
The method of making a field-effect transistor as recited in claim 3, further characterized by the step of implanting isolation species to isolate adjoining transistors.
Claim 6
Dependent Claim
45 words
The method of making a field-effect transistor as recited in claim 4, further characterized by the step of depositing a cap layer of wide bandgap material to protect the exposed conduction layer, the cap layer being substantially removed prior to the formation of the gate.
Claim 7
Dependent Claim
75 words
The method of making a field-effect transistor as recited in claim 2 further characterized by: forming a first lightly doped region of predetermined width into the channel layer having the gate thereon, between the gate and one of the source and drain regions, the resistivity of the region being greater than that of the source and drain regions; wherein the threshold voltage of the transistor is dependent on the width of the lightly doped region.
Claim 8
Dependent Claim
30 words
The method of making a field-effect transistor as recited in claim 6, wherein the lightly doped region is juxtapositioned to, and in contact with, the one source or drain region.
Claim 9
Dependent Claim
64 words
The method of making a field-effect transistor as recited in claim 7, further characterized by: forming a second lightly doped region of predetermined width into the channel layer having the gate thereon, between the gate and the other one of the two source and drain regions, the resistivity of the second lightly doped region being substantially the same as the first lightly doped region.
Claim 10
Dependent Claim
34 words
The method of making a field-effect transistor as recited in claim 8, wherein the widths of the first and second lightly doped regions are substantially the same and formed at substantially the same time.
References Cited (Backward Citations)
US4163237A
Cited
US4424525A
Cited
JPS60235476A
Cited
US4641161A
Cited
JPS62219967A
Cited
US4821093A
Cited
JPS63161678A
Cited
JPS6450570A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-29 | 1997-05-31 | 1997-11-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-29 | 2001-05-31 | 2001-11-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-29 | 2005-05-31 | 2005-11-30 | $7700.00 | Window Closed / Lapsed |