← Back to Patent Explorer
US5262983A Expired / Lapsed US ⏱️ 0.0 years remaining

Ferroelectric space charge capacitor analog memory

Assignee: Charles Stark Draper Laboratory Inc
•
Filing: 1991-11-15
•
Granted: 1993-11-16
•
Expires: 2011-11-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A ferroelectric space charge capacitor analog memory device includes a pair of spaced first and second electrodes; a ferroelectric dielectric disposed between the electrodes; and a signal source for applying to the dielectric a write signal equal to or greater than the coercive voltage to write the dielectric into a predetermined polarization state in the range from zero to maximum coerced polarization and to establish, proximate the interface between the dielectric and each electrode, a space charge region having a charge opposite to that applied to the electrode, with a neutral region between the space charge regions, the relative sizes of the neutral and space charge regions defining the capacitance of the dielectric, the neutral region having an internal polarization field opposite to that represented by the space charge regions; a bias source for applying to the dielectric a bias voltage less than the coercive voltage at a rate slower than the rate of space charge formation to define the capacitance level representative of the predetermined polarization state; the signal source for introducing to the dielectric a read signal at a rate faster than the rate of space charge formation which together with the bias voltage is less than the coercive voltage; and a current detector responsive to the introduction of the read signal to the dielectric for determining the capacitance level representative of the predetermined polarization state.

Inventors

  • 👤 Ciaran J. Brennan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 16:49
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/22

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 219 words
A ferroelectric space charge capacitor analog memory device comprising: a pair of spaced first and second electrodes; a ferroelectric dielectric disposed between said electrodes; means for applying a write signal equal to or greater than the coercive voltage to said dielectric to write said dielectric into a predetermined polarization state in the range from zero to maximum coerced polarization and to establish proximate the interface between said dielectric and each electrode, a space charge region having a charge opposite to that applied to the electrode with a neutral region between the space charge regions, the relative sizes of said neutral and space charge regions defining the capacitance of the dielectric, said neutral region having an internal polarization field opposite to that represented by the space charge regions; means for applying to said dielectric a bias voltage less than the coercive voltage at a rate slower than the rate of space charge formation to define a capacitance level representative of said predetermined polarization states; means for introducing to said dielectric a read signal at a rate faster than the rate of space charge formation which together with the bias voltage is less than the coercive voltage; and means, responsive to the introduction of the read signal to said dielectric, for determining the capacitance level representative of said predetermined polarization state.
Claim 2
Dependent Claim 219 words
A ferroelectric space charge capacitor analog memory device comprising: a pair of spaced first and second electrodes; a ferroelectric dielectric disposed between said electrodes; means for applying a write signal equal to or greater than the coercive voltage to said dielectric to write said dielectric into a predetermined polarization state in the range from zero to maximum coerced polarization and to establish proximate the interface between said dielectric and each electrode, a space charge region having a charge opposite to that applied to the electrode with a neutral region between the space charge regions, the relative sizes of said neutral and space charge regions defining the capacitance of the dielectric, said neutral region having an internal polarization field opposite to that represented by the space charge regions; means for applying to said dielectric a bias voltage less than the coercive voltage at a rate slower than the rate of space charge formation to define a capacitance level representative of said predetermined polarization states; means for introducing to said dielectric a read signal at a rate faster than the rate of space charge formation which together with the bias voltage is less than the coercive voltage; and means, responsive to the introduction of the read signal to said dielectric, for determining the capacitance level representative of said predetermined polarization state.
Claim 3
Dependent Claim 36 words
The ferroelectric space charge capacitor analog memory device of claim 1 in which said means for determining the capacitance includes means for detecting the displacement current transferred through said dielectric in response to said read signal.
Claim 4
Dependent Claim 49 words
The ferroelectric space charge capacitor analog memory device of claim 1 in which said means for applying includes means for varying the charge transferred by said write signal to vary the size of the space charge regions the capacitance of the neutral region and the polarization of the dielectric.
Claim 5
Dependent Claim 27 words
The ferroelectric space charge capacitor analog memory device of claim 3 in which said means for varying includes means for changing the magnitude of said write signal.
Claim 6
Dependent Claim 79 words
The ferroelectric space charge capacitor analog memory device of claim 1 in which said bias voltage establishes an electric field that increases said internal electric field and the size of said space charge region with a concomitant decrease in capacitance when it is additive with said internal polarization field, and decreases said internal electric field and the the size of said space charge region with a concomitant increase in capacitance when it is subtractive with said internal polarization field.
Claim 7
Dependent Claim 38 words
The ferroelectric space charge capacitor analog memory device of claim 1 in which said read signal momentarily induces through said dielectric a displacement current which is proportional to the capacitance representative of the polarization state of said dielectric.
Claim 8
Dependent Claim 26 words
The ferroelectric space charge capacitor analog memory device of claim 1 in which said electrodes are metal and said space charge regions are in said dielectric.
Claim 9
Dependent Claim 29 words
The ferroelectric space charge capacitor analog memory device of claim 1 in which said electrodes are semiconductors and said space charge regions are at least partially in said electrodes.
Claim 10
Dependent Claim 167 words
A ferroelectric space charge capacitor analog memory system comprising: a ferroelectric space charge capacitor memory cell including two ferroelectric space charge capacitor analog memory devices; means for applying a coercive write voltage to each of said memory devices to establish internal polarization fields and space charge regions of opposite polarities in each said device, respectively, the difference in said polarization fields representing an analog value to be stored; means for applying, to each of said devices, a bias voltage less than the coercive voltage at a rate slower than the rate of space charge formation to define a capacitive level representative of one of the polarization states; means for introducing to each said device a read signal at a rate faster than the rate of space charge formation which together with the bias voltage is less than the coercive voltage; and means, responsive to the read signal, for indicating the difference in charge transferred by each memory device representing the analog value stored in said memory cell.
Claim 11
Dependent Claim 167 words
A ferroelectric space charge capacitor analog memory system comprising: a ferroelectric space charge capacitor memory cell including two ferroelectric space charge capacitor analog memory devices; means for applying a coercive write voltage to each of said memory devices to establish internal polarization fields and space charge regions of opposite polarities in each said device, respectively, the difference in said polarization fields representing an analog value to be stored; means for applying, to each of said devices, a bias voltage less than the coercive voltage at a rate slower than the rate of space charge formation to define a capacitive level representative of one of the polarization states; means for introducing to each said device a read signal at a rate faster than the rate of space charge formation which together with the bias voltage is less than the coercive voltage; and means, responsive to the read signal, for indicating the difference in charge transferred by each memory device representing the analog value stored in said memory cell.
Claim 12
Dependent Claim 35 words
The ferroelectric space charge capacitive analog memory system of claim 9 further including means for selectively connecting either said coercive write voltage to said memory cell, or said memory cell to said means for indicating.
Claim 13
Dependent Claim 45 words
The ferroelectric space charge capacitor analog memory device of claim 9 in which said means for applying a bias voltage and said means for introducing a read signal are connected in parallel to each other and in series with said memory devices in said cell.
Claim 14
Dependent Claim 38 words
The ferroelectric space charge capacitor analog memory device of claim 9 in which said means for applying a bias voltage and said means for introducing a read signal are connected continuously to said memory devices in said cell.

References Cited (Backward Citations)

US3701979A Cited
US3990057A Cited
US4360896A Cited
US4873664A Cited
US4888630A Cited
US4893272A Cited
WO1991006121A1 Cited
US5119329A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-11-15 1997-05-17 1997-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-11-15 2001-05-17 2001-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-11-15 2005-05-17 2005-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag