Patent US5262679A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5262679A Expired / Lapsed US ⏱️ 0.0 years remaining

Polarizing potential transfer switch circuit for use with power transmission lines

Assignee: Schweitzer Engineering Laboratories Inc
•
Filing: 1991-07-29
•
Granted: 1993-11-16
•
Expires: 2011-07-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The polarizing potential transfer switch system takes advantage of an existing loss-of-potential (LOP) circuit (32) in a power transmission line protective system to differentiate between a trip signal produced by the distance elements in a protective relay (22) due to the operation of the transfer switch and a true fault condition. This is accomplished by a logic circuit (40) which includes a first timer (58) which permits the operator of the transfer switch (10) five seconds to complete the potential transfer operation between two buses (14 and 16) and a second timer (68) which gives the LOP circuit (32) a selected number of cycles in which to block a trip signal produced by the distance elements in the relay (22).

Inventors

  • 👤 Edmund O. Schweitzer, III
  • 👤 Jeffrey B. Roberts
  • 👤 William D. Hawbaker

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 17:32
CPC Classifications
H; H02; H02J; H02J3/00; H02J3/04; H02B; H02B1/00; H02B1/24; H02H; H02H1/00; H02H1/04

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 245 words
A polarizing potential transfer switch system which is useful with a power transmission line protective system which includes a loss-of-potential circuit and a protective relay circuit which produces circuit breaker trip signals in response to possible fault conditions, wherein sources of trip signals include true fault conditions, wherein sources of trip signals include true fault conditions on a transmission line and transfer switch operations, comprising: a polarizing potential transfer switch for switching power between first and second polarizing potential bus lines in which the transfer switch includes an open position between contact with the first bus and the second bus; means providing an indication of when the transfer switch is moved to its open position; a first timer means responsive to said indication for producing a first timer output signal for a first interval of time, in the absence of a trip signal during a previous first period of time; first gate means for producing a first gate output signal upon the coincidence of the first timer output and a trip signal; a second timer means responsive to the first gate output signal to produce a second timer output for a second interval of time sufficient to permit a loss-of-potential circuit to block a trip signal; and a second gate means responsive to the coincidence of a trip signal and the lack of a second timer output signal to produce a circuit output signal which in turn will be used to open a circuit breaker.
Claim 2
Dependent Claim 245 words
A polarizing potential transfer switch system which is useful with a power transmission line protective system which includes a loss-of-potential circuit and a protective relay circuit which produces circuit breaker trip signals in response to possible fault conditions, wherein sources of trip signals include true fault conditions, wherein sources of trip signals include true fault conditions on a transmission line and transfer switch operations, comprising: a polarizing potential transfer switch for switching power between first and second polarizing potential bus lines in which the transfer switch includes an open position between contact with the first bus and the second bus; means providing an indication of when the transfer switch is moved to its open position; a first timer means responsive to said indication for producing a first timer output signal for a first interval of time, in the absence of a trip signal during a previous first period of time; first gate means for producing a first gate output signal upon the coincidence of the first timer output and a trip signal; a second timer means responsive to the first gate output signal to produce a second timer output for a second interval of time sufficient to permit a loss-of-potential circuit to block a trip signal; and a second gate means responsive to the coincidence of a trip signal and the lack of a second timer output signal to produce a circuit output signal which in turn will be used to open a circuit breaker.
Claim 3
Dependent Claim 31 words
An apparatus of claim 1, wherein the indication providing means includes a series connection of a circuit breaker contact, a source of dc voltage and contacts on the potential transfer switch.
Claim 4
Dependent Claim 26 words
An apparatus of claim 1, wherein the first interval of time is approximately five seconds, and wherein the second interval of time covers approximately three cycles.
Claim 5
Dependent Claim 17 words
An apparatus of claim 1, wherein said first previous period of time is approximately 255 quarter cycles.
Claim 6
Dependent Claim 40 words
An apparatus of claim 4, wherein the first timer means produces a first timer output only in the absence of a trip signal and the absence of circuit breaker trip contacts being closed within said first previous period of time.
Claim 7
Dependent Claim 44 words
An apparatus of claim 1, wherein the first gate means provides the first gate output signal upon the coincidence of the first timer output, a trip signal and the absence of circuit breaker trip contacts being closed within a second previous period of time.
Claim 8
Dependent Claim 15 words
An apparatus of claim 6, wherein the second previous period of time covers 1/4 cycle.
Claim 9
Dependent Claim 81 words
An apparatus of claim 7, wherein the apparatus an edge-triggered inverter providing an inverter output signal when the potential transfer switch moves to an open position, an OR gate responsive to a trip signal or a circuit breaker trip contact signal, a 255 quarter cycle, instantaneous pickup, third timer means responsive to the OR gate and an AND gate responsive to the edge-triggered inverter and the absence of an output from the third timer means to initiate the first timer output.
Claim 10
Dependent Claim 15 words
An apparatus of claim 8, wherein the first and second gate means are AND gates.

References Cited (Backward Citations)

US4234901A Cited
US4745512A Cited
US4835651A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-11-15 1997-05-17 1997-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-11-15 2001-05-17 2001-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-11-15 2005-05-17 2005-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag