Communication terminal equipment

Claim 2

Communication terminal equipment comprising: terminal interface means connected to a data exchange network of a first communication rate: clock generation means for receiving a received clock signal and a synchronizing signal comprising a clock pulse train synchronized with serial received data having the first communication rate output from the terminal interface means and generating a send clock signal and a receive clock signal corresponding, both the send clock signal and the receive clock signal to a second communication rate by periodically deleting a predetermined clock pulse from the received clock signal at a predetermined timing synchronized with the synchronizing signal; serial communication means for sampling and receiving the serial received data of the first communication rate output from the terminal interface means in synchronism with each clock pulse of the receive clock signal generated at the clock generation means and sending data received from a terminal as serial send data in synchronism with each clock pulse of the send clock signal generated at the clock generation means; and dummy bit addition means for adding a dummy bit at the timing of the deleted clock pulse of the send clock signal to the serial send data sent from the serial communication means and outputting the serial send data added with the dummy bit as the serial send data of the first communication rate to the terminal interface means.

Claim 3

Communication terminal equipment as set forth in claim 1, wherein the clock generation means includes mask pattern generation means for generating a mask pattern signal used for periodically deleting the clock pulse of the clock signal output from the terminal interface means at a predetermined timing in synchronism with the received clock signal and the synchronizing signal output from the terminal interface means and mask means for masking the clock signal received from the terminal interface means in accordance with the mask pattern signal generated at the mask pattern generation means and periodically deleting the predetermined clock pulse from the received clock signal at the predetermined timing synchronized with the synchronizing signal.

Claim 4

Communication terminal equipment as set forth in claim 2, wherein the mask pattern generation means includes memory means for storing data of a plurality of bits corresponding to the mask pattern and means for sequentially reading out the plural-bit data from the memory means in synchronism with the received clock signal and the synchronizing signal received from the terminal interface means.

Claim 5

Communication terminal equipment as set forth in claim 3, wherein the plural-bit data stored in the memory means have a value "0" for a bit corresponding to the timing of the deleted clock pulse and have a value "1" for remaining bits.

Claim 6

Communication terminal equipment as set forth in claim 2, wherein the mask means comprises a gate circuit for gating the received clock signal received from the terminal interface means in accordance with the mask pattern signal generated at the mask pattern generation means.

Claim 7

Communication terminal equipment as set forth in claim 1, wherein the clock generation means includes mask pattern generation means for generating a mask pattern signal in synchronism with the received clock signal and the synchronizing signal received from the terminal interface means, send-clock generation means for periodically deleting a predetermined clock pulse of the clock signal received from the terminal interface means in accordance with the mask pattern signal generated at the mask pattern and receive-clock generation means for generating the receive clock signal by inverting the send clock signal received from the send-clock generation means.

Claim 8

Communication terminal equipment as set forth in claim 1, wherein the dummy bit addition means includes dummy-bit-addition timing signal generation means for generating a dummy-bit-addition timing signal at the timing of the deleted clock pulse of the send clock signal and addition means for adding a dummy bit to the serial send data sent from the serial communication means in synchronism with the dummy bit addition timing signal issued from the dummy-bit-addition timing signal generation means.

Claim 9

Communication terminal equipment as set forth in claim 7, wherein the dummy-bit-addition timing signal generation means generates a signal "1" at the timing of the deleted clock pulse of the send clock signal and the addition means comprises an OR gate for receiving the serial send data sent from the serial communication means and an output of the dummy-bit-addition timing signal generation means.

Claim 10

A communication terminal equipment comprising: mask pattern data generation means for generating a mask pattern data corresponding to a data communication rate of a party terminal and having a value "0" for a predetermined bit and a value "1" for remaining bits; a shift register for storing the mask pattern data generated at the mask pattern data generation means in synchronism with a synchronizing signal received from a data exchange network and sequentially outputting the mask pattern data on bit-by-bit basis in synchronism with a clock signal received from the data exchange network; first data transmission means for sequentially latching and outputting an output of the shift register at the falling timing of the clock signal received from the data exchange network; second data transmission means for sequentially latching and outputting an inversion signal corresponding to an inversion of the output of the shift register at the rising timing of the clock signal received from the data exchange network; send/receive synchronization means including an AND gate for receiving an output of the first data transmission means and the clock signal from the data exchange network and outputting a send clock signal and also including a NOT circuit for inverting an output of the AND gate and outputting a receive clock signal; serial communication means for receiving a serial receive data from the data exchange network in synchronism with the receive clock signal received from the send/receive synchronization means and for sending a data to be sent to the data exchange network as a serial send data in synchronism with the send clock signal received from the send/receive synchronization means; and send data processor means for adding a dummy bit to the serial send data received from the serial communication means on the basis of an output of the second data transmission means.

Claim 11

A communication terminal equipment comprising: mask pattern data generation means for generating a mask pattern data corresponding to a data communication rate of a party terminal and having a value "0" for a predetermined bit and a value "1" for remaining bits; a shift register for storing the mask pattern data generated at the mask pattern data generation means in synchronism with a synchronizing signal received from a data exchange network and sequentially outputting the mask pattern data on bit-by-bit basis in synchronism with a clock signal received from the data exchange network; first data transmission means for sequentially latching and outputting an output of the shift register at the falling timing of the clock signal received from the data exchange network; second data transmission means for sequentially latching and outputting an inversion signal corresponding to an inversion of the output of the shift register at the rising timing of the clock signal received from the data exchange network; send/receive synchronization means including an AND gate for receiving an output of the first data transmission means and the clock signal from the data exchange network and outputting a send clock signal and also including a NOT circuit for inverting an output of the AND gate and outputting a receive clock signal; serial communication means for receiving a serial receive data from the data exchange network in synchronism with the receive clock signal received from the send/receive synchronization means and for sending a data to be sent to the data exchange network as a serial send data in synchronism with the send clock signal received from the send/receive synchronization means; and send data processor means for adding a dummy bit to the serial send data received from the serial communication means on the basis of an output of the second data transmission means.