US5258985A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Combinational data generator and analyzer for built-in self test
Assignee: NXP USA Inc
•
Filing: 1991-11-12
•
Granted: 1993-11-02
•
Expires: 2011-11-12
Abstract
Abstract A built-in self test (BIST) circuit verifies the operation of a circuit under test in an integrated circuit. The BIST generates a series of test vectors with linear feedback shift register (LFSR) and applies the test vectors to the circuit under test. The output signal from the circuit under test in response to the test vectors is routed back and accumulating in a predetermined manner in the LFSR for providing a test signature. Thus, the same components in the LFSR generating the test vector also perform the accumulation of the test signature. The accumulating test signature may be used as a subsequent test vector.
Inventors
- 👤 Nicholas J. M. Spence
- 👤 Glen D. Caby
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 16:38
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318544; G01R31/318547
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
249 words
A built-in self test (BIST) circuit for testing the operation of a circuit under test by generating a test vector and accumulating output signals from the circuit under test in response to the test vector, comprising: a linear feedback shift register (LFSR) having a first input and an output, said first input being coupled for receiving the output signals from the circuit under test, said output providing the test vector to the circuit under test, said LFSR including a first cell comprising, (a) an exclusive-OR gate having first, second and third inputs and an output, said first input receiving a first one of said output signals from the circuit under test, said second input receiving a first scan-in signal, said third input receiving a first feedback signal from a second cell of said LFSR, (b) a multiplexer circuit having first, second and third inputs and further having a control input and an output, said first input being coupled to said output of said exclusive-OR gate, said second input receiving said first scan-in signal, said control input receiving a first control signal, and (c) a flipflop circuit having a data input, a clock input and an output, said data input being coupled to said output of said multiplexer circuit, said output being coupled to said output of said LFSR and to said third input of said multiplexer circuit, said output further providing a second scan-in signal to a third cell of the LFSR, said clock input receiving a clock signal.
Claim 2
Dependent Claim
249 words
A built-in self test (BIST) circuit for testing the operation of a circuit under test by generating a test vector and accumulating output signals from the circuit under test in response to the test vector, comprising: a linear feedback shift register (LFSR) having a first input and an output, said first input being coupled for receiving the output signals from the circuit under test, said output providing the test vector to the circuit under test, said LFSR including a first cell comprising, (a) an exclusive-OR gate having first, second and third inputs and an output, said first input receiving a first one of said output signals from the circuit under test, said second input receiving a first scan-in signal, said third input receiving a first feedback signal from a second cell of said LFSR, (b) a multiplexer circuit having first, second and third inputs and further having a control input and an output, said first input being coupled to said output of said exclusive-OR gate, said second input receiving said first scan-in signal, said control input receiving a first control signal, and (c) a flipflop circuit having a data input, a clock input and an output, said data input being coupled to said output of said multiplexer circuit, said output being coupled to said output of said LFSR and to said third input of said multiplexer circuit, said output further providing a second scan-in signal to a third cell of the LFSR, said clock input receiving a clock signal.
Claim 3
Dependent Claim
62 words
The BIST circuit of claim 1 wherein said first cell of said LFSR further includes an AND gate having first and second inputs and an output, said first input receiving said first one of said output signals from the circuit under test, said second input receiving a second control signal, said output being coupled to said first input of said exclusive-OR gate.
Claim 4
Dependent Claim
19 words
The BIST circuit of claim 2 further including a control circuit for generating said first and second control signals.
Claim 5
Dependent Claim
254 words
In an integrated circuit, a built-in self test (BIST) circuit for testing the operation of a circuit under test by generating a test vector and accumulating output signals from the circuit under test in response to the test vector, comprising: an accumulating register having a first input and an output, said first input being coupled for receiving the output signals from the circuit under test, said output providing the test vector to the circuit under test, said accumulating register including a first cell comprising, (a) an exclusive-OR gate having first, second and third inputs and an output, said first input receiving a first one of said output signals from the circuit under test, said second input receiving a first scan-in signal, said third input receiving a first feedback signal from a second cell of said accumulating register, (b) a multiplexer circuit having first, second and third inputs and further having a control input and an output, said first input being coupled to said output of said exclusive-OR gate, said second input receiving said first scan-in signal, said control input receiving a first control signal, and (c) a flipflop circuit having a data input, a clock input and an output, said data input being coupled to said output of said multiplexer circuit, said output being coupled to said output of said accumulating register and to said third input of said multiplexer circuit, said output further providing a second scan-in signal to a third cell of the accumulating register, said clock input receiving a clock signal.
Claim 6
Dependent Claim
254 words
In an integrated circuit, a built-in self test (BIST) circuit for testing the operation of a circuit under test by generating a test vector and accumulating output signals from the circuit under test in response to the test vector, comprising: an accumulating register having a first input and an output, said first input being coupled for receiving the output signals from the circuit under test, said output providing the test vector to the circuit under test, said accumulating register including a first cell comprising, (a) an exclusive-OR gate having first, second and third inputs and an output, said first input receiving a first one of said output signals from the circuit under test, said second input receiving a first scan-in signal, said third input receiving a first feedback signal from a second cell of said accumulating register, (b) a multiplexer circuit having first, second and third inputs and further having a control input and an output, said first input being coupled to said output of said exclusive-OR gate, said second input receiving said first scan-in signal, said control input receiving a first control signal, and (c) a flipflop circuit having a data input, a clock input and an output, said data input being coupled to said output of said multiplexer circuit, said output being coupled to said output of said accumulating register and to said third input of said multiplexer circuit, said output further providing a second scan-in signal to a third cell of the accumulating register, said clock input receiving a clock signal.
Claim 7
Dependent Claim
63 words
The BIST circuit of claim 4 wherein said first cell of said accumulating register further includes an AND gate having first and second inputs and an output, said first input receiving said first one of said output signals from the circuit under test, said second input receiving a second control signal, said output being coupled to said first input of said exclusive-OR gate.
Claim 8
Dependent Claim
19 words
The BIST circuit of claim 5 further including a control circuit for generating said first and second control signals.
References Cited (Backward Citations)
US4534020A
Cited
US4513418A
Cited
US4571724A
Cited
US4601033A
Cited
US4764926A
Cited
US4740970A
Cited
US4982403A
Cited
US4847839A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-11-01 | 1997-05-03 | 1997-11-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-11-01 | 2001-05-03 | 2001-11-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-11-01 | 2005-05-03 | 2005-11-02 | $7700.00 | Window Closed / Lapsed |