← Back to Patent Explorer
US5256589A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of improving the flatness of wiring layer

Assignee: Sony Corp
•
Filing: 1992-05-08
•
Granted: 1993-10-26
•
Expires: 2012-05-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device fabricating method removes bird's head formed in the edges of a SiO 2 film formed by a recessed LOCOS process in fabricating a semiconductor device. The semiconductor device fabricating method comprises steps of forming device isolating regions (6) on a silicon substrate (1) by a recessed LOCOS process, forming an insulating film (10) over the entire surface of the work, and simultaneously forming contacts of a polycrystalline silicon film (15) between the device isolating regions (6) and resistors of the polycrystalline silicon film (15) over the device isolating regions (6). Portions of the polycrystalline silicon film (15) corresponding to the bird's heads in the edges of the insulating film (10) are removed selectively, and exposed portions of the insulating film (10) and the bird's heads in the device isolating regions (6) are removed sequentially by etching to flatten the surface of the work.

Inventors

  • 👤 Hiroki Hozumi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 22:21
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/06; H10P95/062; H10P95/064; H10P95/066; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13; H10W20/00; H10W20/01; H10W20/031; H10W20/062

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 109 words
A semiconductor device fabricating method comprising steps of: forming device isolating regions on a silicon substrate by a recessed LOCOS process; forming an insulating layer over the entire surface; and simultaneously forming contacts of a polycrystalline silicon film between the device isolating regions and forming resistors of the polycrystalline silicon film over the device isolating regions; wherein the portions of the polycrystalline silicon film corresponding protrusions formed in the edges of the device isolating regions are removed selectively, exposed portions of the insulating layer and the protrusions formed in the edges of the device isolating regions are removed sequentially by etching, using the polycrystalline silicon film as a mask.
Claim 2
Dependent Claim 109 words
A semiconductor device fabricating method comprising steps of: forming device isolating regions on a silicon substrate by a recessed LOCOS process; forming an insulating layer over the entire surface; and simultaneously forming contacts of a polycrystalline silicon film between the device isolating regions and forming resistors of the polycrystalline silicon film over the device isolating regions; wherein the portions of the polycrystalline silicon film corresponding protrusions formed in the edges of the device isolating regions are removed selectively, exposed portions of the insulating layer and the protrusions formed in the edges of the device isolating regions are removed sequentially by etching, using the polycrystalline silicon film as a mask.

References Cited (Backward Citations)

JPS5414165A Cited
US4721687A Cited
US4879252A Cited
JPH0443663A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-10-25 1997-04-26 1997-10-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-10-25 2001-04-26 2001-10-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-10-25 2005-04-26 2005-10-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag