Patent US2090972A successfully refreshed from Google Patents.
Patent US5247477A successfully refreshed from Google Patents.
US5247477A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of programming floating gate memory devices aided by potential applied to read channel
Assignee: Altera Corp
•
Filing: 1991-05-31
•
Granted: 1993-09-21
•
Expires: 2011-05-31
Abstract
Abstract Improved methods of programming floating gate memory devices such as MOS EPROMs having a gate, a floating gate, a read channel, and a write or programming channel. Potential is applied to the read channel (which is normally inactive during programming) in order to increase the voltage induced on the floating gate by the programming voltage applied to the gate. This makes it possible to reduce the programming voltage which must be applied to the gate, to reduce the time required to program the device, or to achieve some measure of both of these benefits.
Inventors
- 👤 Kevin A. Norman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 06:38
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
157 words
The method of programming a floating gate memory device having a gate terminal, a programming channel connected between a programming source terminal and a programming drain terminal, a read channel connected between a read source terminal and a read drain terminal, and a floating gate capacitively coupled to said gate terminal and to said read channel, said method comprising the at least partly concurrent steps of: applying a first programming voltage to said gate terminal; applying a second programming voltage to said programming source terminal; applying a third programming voltage to said programming drain terminal; applying a fourth programming voltage to said read source terminal; and applying a fifth programming voltage to said read drain terminal, wherein all of said first, third, fourth, and fifth programming voltages are different from said second programming voltage, and wherein all of said first, third, fourth, and fifth programming voltages have the same predetermined polarity relative to said second programming voltage.
Claim 2
Independent Claim
157 words
The method of programming a floating gate memory device having a gate terminal, a programming channel connected between a programming source terminal and a programming drain terminal, a read channel connected between a read source terminal and a read drain terminal, and a floating gate capacitively coupled to said gate terminal and to said read channel, said method comprising the at least partly concurrent steps of: applying a first programming voltage to said gate terminal; applying a second programming voltage to said programming source terminal; applying a third programming voltage to said programming drain terminal; applying a fourth programming voltage to said read source terminal; and applying a fifth programming voltage to said read drain terminal, wherein all of said first, third, fourth, and fifth programming voltages are different from said second programming voltage, and wherein all of said first, third, fourth, and fifth programming voltages have the same predetermined polarity relative to said second programming voltage.
Claim 3
Dependent Claim
32 words
The method defined in claim 1 wherein said second programming voltage is ground potential and all of said first, third, fourth, and fifth programming voltages are positive relative to said ground potential.
Claim 4
Dependent Claim
17 words
The method defined in claim 1 wherein said fourth and fifth programming voltages are substantially the same.
Claim 5
Dependent Claim
33 words
The method defined in claim 2 wherein said first programming voltage is greater than said third programming voltage, and wherein said third programming voltage is greater than said fourth and fifth programming voltages.
Claim 6
Dependent Claim
16 words
The method defined in claim 4 wherein said fourth and fifth programming voltages are substantially equal.
Claim 7
Dependent Claim
34 words
The method defined in claim 1 wherein said device is a MOS EPROM device, wherein said first, third, fourth, and fifth programming voltages are positive, and wherein said second programming voltage is ground potential.
Claim 8
Dependent Claim
29 words
The method defined in claim 6 wherein said first programming voltage is greater than said third programming voltage, and wherein said fourth and fifth programming voltages are substantially equal.
Claim 9
Dependent Claim
20 words
The method defined in claim 7 wherein said fourth and fifth programming voltages are less than said third programming voltage.
Claim 10
Dependent Claim
36 words
The method defined in claim 8 wherein said first programming voltage is approximately 15 volts, wherein said second programming voltage is approximately 8 volts, and wherein said fourth and fifth programming voltages are approximately 5 volts.
Claim 11
Dependent Claim
38 words
The method defined in claim 8 wherein said first programming voltage is substantially less than 15 volts, wherein said third programming voltage is approximately 8 volts, and wherein said fourth and fifth programming voltages are approximately 5 volts.
Claim 12
Dependent Claim
20 words
The method defined in claim 10 wherein said first programming voltage is at least one volt less than 15 volts.
Claim 13
Dependent Claim
66 words
The method defined in claim 1 wherein the initial voltage of said floating gate as a result of performance of said applying steps is approximately equal to the initial voltage of said floating gate when said device is programmed in a conventional manner with the same voltage applied to the read source terminal and the read drain terminal as is applied to said programming source terminal.
Claim 14
Dependent Claim
65 words
The method defined in claim 1 wherein the initial voltage of said floating gate as a result of performance of said applying steps is greater than the initial voltage of said floating gate when said device is programmed in a conventional manner with the same voltage applied to the read source terminal and the read drain terminal as is applied to said programming source terminal.
Claim 15
Independent Claim
131 words
The method of programming a MOS EPROM having a gate terminal, a programming channel connected between a programming source terminal and a programming drain terminal, a read channel connected between a read source terminal and a read drain terminal, and a floating gate capacitively coupled to said gate terminal and to said read channel, said method comprising the at least partly concurrent steps of: applying ground potential to said programming source terminal; applying a first positive voltage to said gate terminal; applying a second positive voltage to said programming drain terminal; and applying a third positive voltage to said read source terminal and said read drain terminal, all of said first, second, and third positive voltages being different from said ground potential and of positive polarity relative to said ground potential.
Claim 16
Independent Claim
131 words
The method of programming a MOS EPROM having a gate terminal, a programming channel connected between a programming source terminal and a programming drain terminal, a read channel connected between a read source terminal and a read drain terminal, and a floating gate capacitively coupled to said gate terminal and to said read channel, said method comprising the at least partly concurrent steps of: applying ground potential to said programming source terminal; applying a first positive voltage to said gate terminal; applying a second positive voltage to said programming drain terminal; and applying a third positive voltage to said read source terminal and said read drain terminal, all of said first, second, and third positive voltages being different from said ground potential and of positive polarity relative to said ground potential.
Claim 17
Dependent Claim
25 words
The method defined in claim 14 wherein said second positive voltage is less than said first positive voltage but more than said third positive voltage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-20 | 1997-03-22 | 1997-09-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-20 | 2001-03-22 | 2001-09-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-20 | 2005-03-22 | 2005-09-21 | $7700.00 | Window Closed / Lapsed |