US5243571A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory bus precharging circuit
Assignee: Bull SAS
•
Filing: 1990-12-18
•
Granted: 1993-09-07
•
Expires: 2010-12-18
Abstract
Abstract A precharging circuit of a memory bus that includes a bipolar transistor driven by a clock signal wherein the base of the bipolar transistor is connected to both supply potentials through two respective complementary field effect transistors having their gates connected to the output of a threshold amplifier connected to the bus. The precharging circuit allows adjustment of the precharging voltage of a memory bus to a value predetermined during the precharging phase of the clock signal.
Inventors
- 👤 Patrice Brossard
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 22:56
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1048
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
100 words
A precharging circuit for use with a memory bus comprising: a bipolar transistor (Q) driven by a clock signal (φ), wherein the base (B) of said bipolar transistor (Q) is connected to two supply potentials through two respective field effect transistors of complementary types (N2, P2) whose gates are connected to the output of a threshold amplifier (12) connected to the bus (11), the clock signal (φ) activating a third field effect transistor (P1), and a drain-source lead being connected in series with the field effect transistor (P2) of said two respective field effect transistors of complementary types (N2, P2).
Claim 2
Dependent Claim
100 words
A precharging circuit for use with a memory bus comprising: a bipolar transistor (Q) driven by a clock signal (φ), wherein the base (B) of said bipolar transistor (Q) is connected to two supply potentials through two respective field effect transistors of complementary types (N2, P2) whose gates are connected to the output of a threshold amplifier (12) connected to the bus (11), the clock signal (φ) activating a third field effect transistor (P1), and a drain-source lead being connected in series with the field effect transistor (P2) of said two respective field effect transistors of complementary types (N2, P2).
Claim 3
Dependent Claim
30 words
The circuit of claim 1 wherein the value of a threshold Ta of said threshold amplifier (12) is slightly less than a desired precharging voltage Vp of the bus (11).
Claim 4
Dependent Claim
51 words
The circuit of claim 1 wherein the clock signal (φ) causes a fourth field effect transistor (N1) to conduct, and the drain-source lead of said transistor is connected in parallel with that of the other field effect transistor (N2) of said two respective field effect transistors of complementary types (N2, P2).
Claim 5
Dependent Claim
36 words
The circuit of claim 1 wherein bus (11) is connected to a polarization circuit (13) that is controlled by the clock signal (φ) and is adjusted to the desired precharging voltage Vp of the bus (11).
Claim 6
Dependent Claim
32 words
The circuit of claim 4 wherein the polarization circuit (13) includes a voltage divider (N4, P4) that furnishes a polarization voltage adjusted to the desired precharging voltage Vp of the bus (11).
Claim 7
Dependent Claim
50 words
The circuit of claim 4 wherein the polarization circuit (13) includes two field effect transistors of complementary types (N4, P4) connected as diodes, the sizes of said transistors being selected relative to one another so as to adjust the polarization voltage to the desired precharging voltage Vp of bus (11).
Claim 8
Dependent Claim
50 words
The circuit of claim 6 wherein the two transistors (N4, P4) connected as diodes of the polarization circuit (13) are connected in series between the two supply potentials with the two complementary field effect transistors (N3, P3) controlled by the direct and complementary forms of the clock signal (φ), respectively.
References Cited (Backward Citations)
GB2028044A
Cited
GB2070372A
Cited
JPS5925423A
Cited
US4813020A
Cited
US4866673A
Cited
US4873673A
Cited
US5058067A
Cited
US5103113A
Cited
US5070261A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-06 | 1997-03-08 | 1997-09-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-06 | 2001-03-08 | 2001-09-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-06 | 2005-03-08 | 2005-09-07 | $7700.00 | Window Closed / Lapsed |