← Back to Patent Explorer
US5240882A Expired / Lapsed US ⏱️ 0.0 years remaining

Process and apparatus for making discrete type substrates by re-slicing a wafer

Assignee: Naoetsu Electronics Co Ltd
•
Filing: 1992-07-28
•
Granted: 1993-08-31
•
Expires: 2012-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This invention relates to a process and an apparatus for making a substrate of a semiconductor of a monolithic silicon wafer, or the like, for use as a discrete element such as a transistor, diode, or the like. In particular, the invention is directed to re-slicing the silicon wafer into two further pieces, to dope impurity diffused layers on both sides but not to provide any impurity diffused layer in the core portion of the silicon wafer. The re-slicing process is performed from substantially the center portion of its core thickness of the wafer so as to provide each re-sliced surface as a plain surface without any impurity diffused layer and for doping a further new impurity diffused layer, so as to obtain two pieces of a substrate as discrete elements simultaneously from one piece of the wafer by the re-slicing process and apparatus of the invention.

Inventors

  • 👤 Tsutomu Satoh
  • 👤 Kouichi Nishimaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 23:45
CPC Classifications
B; B28; B28D; B28D5/00; B28D5/0058; B28D5/0082; B28D5/02; B28D5/022; H; H10; H10P; H10P52/00; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S83/00; Y10S83/906

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 205 words
A process for making a substrate of a semiconductor for use as a discrete element from a wafer including opposed surfaces, edges, and a core portion, comprising the steps of: providing said wafer having impurity diffusion layers on both surfaces of said wafer but not containing any impurity diffusion layer in the core portion of said wafer; adhering a slice base to a first portion of said edge surface of said unprocessed wafer; holding one side of said unprocessed wafer by a vacuum means; loading said unprocessed wafer with said slice base into a re-slicing machine provided to rotate a slicing saw at a predetermined speed and at predetermined position; re-slicing said unprocessed wafer together with said slice base into two pieces by starting to re-slice said wafer from a second portion of said edge surface which is opposed to said first portion, at substantially the center of the core thickness by said re-slicing machine, by holding an opposed side of said one side of said unprocessed wafer by another vacuum means before finishing re-slicing said slice base; whereby a surface of said re-sliced wafer having a plain surface without any impurity diffusion layer, and the other surface having an impurity diffusion layer are formed.
Claim 2
Dependent Claim 205 words
A process for making a substrate of a semiconductor for use as a discrete element from a wafer including opposed surfaces, edges, and a core portion, comprising the steps of: providing said wafer having impurity diffusion layers on both surfaces of said wafer but not containing any impurity diffusion layer in the core portion of said wafer; adhering a slice base to a first portion of said edge surface of said unprocessed wafer; holding one side of said unprocessed wafer by a vacuum means; loading said unprocessed wafer with said slice base into a re-slicing machine provided to rotate a slicing saw at a predetermined speed and at predetermined position; re-slicing said unprocessed wafer together with said slice base into two pieces by starting to re-slice said wafer from a second portion of said edge surface which is opposed to said first portion, at substantially the center of the core thickness by said re-slicing machine, by holding an opposed side of said one side of said unprocessed wafer by another vacuum means before finishing re-slicing said slice base; whereby a surface of said re-sliced wafer having a plain surface without any impurity diffusion layer, and the other surface having an impurity diffusion layer are formed.
Claim 3
Dependent Claim 36 words
A process as claimed in claim 1, comprising the steps of: providing an impurity in said impurity diffusion layer, wherein said impurity is selected from the group consisting of phosphorus, boron, aluminum, gallium, arsenic, and antimony.
Claim 4
Dependent Claim 26 words
A process as claimed in claim 1, comprising the steps of: providing a re-slicing position of said wafer to be at the center of core thickness.
Claim 5
Dependent Claim 35 words
A process as claimed in claim 1, comprising the steps of: providing said wafer which is a silicon wafer with said core thickness being between approximately 0.9 mm and approximately 1.1 mm before being re-sliced.
Claim 6
Dependent Claim 129 words
A process for making a substrate of a semiconductor for use as a discrete element from a wafer including opposed major surfaces, edge surfaces, and a core portion, comprising the steps of: bonding a slice base to a first portion of an edge surface of said wafer which has impurity diffused layers on both opposed major surfaces; and holding a single major surface of said wafer; re-slicing said wafer into two pieces from a second portion of an edge surface of said slice base toward said first portion at substantially the center of core thickness by a re-slicing machine having a saw which rotates at a high speed so that said saw cuts at least as far as said slice base, wherein said wafer is re-sliced into two elements.
Claim 7
Dependent Claim 129 words
A process for making a substrate of a semiconductor for use as a discrete element from a wafer including opposed major surfaces, edge surfaces, and a core portion, comprising the steps of: bonding a slice base to a first portion of an edge surface of said wafer which has impurity diffused layers on both opposed major surfaces; and holding a single major surface of said wafer; re-slicing said wafer into two pieces from a second portion of an edge surface of said slice base toward said first portion at substantially the center of core thickness by a re-slicing machine having a saw which rotates at a high speed so that said saw cuts at least as far as said slice base, wherein said wafer is re-sliced into two elements.
Claim 8
Dependent Claim 19 words
A process as claimed in claim 5, comprising the steps of: providing vacuum holding means to hold said wafer.
Claim 9
Dependent Claim 36 words
A process as claimed in claim 5, comprising the steps of: providing an impurity in said impurity diffusion layer, wherein said impurity is selected from the group consisting of phosphorus, boron, aluminum, gallium, arsenic, and antimony.
Claim 10
Dependent Claim 26 words
A process as claimed in claim 5, comprising the steps of: providing said re-slicing position of said wafer to be at the center of core thickness.
Claim 11
Dependent Claim 35 words
A process as claimed in claim 5, comprising the steps of: providing said wafer which is a silicon wafer with said core thickness being between approximately 0.9 mm and approximately 1.1 mm before being re-sliced.
Claim 12
Dependent Claim 30 words
A process as claimed in claim 1, further comprising the step of: forming said plain surface of said re-sliced wafer to be suitable for doping a new impurity diffusion layer.

References Cited (Backward Citations)

US3247576A Cited
US4261781A Cited
US4610079A Cited
JPS5999727A Cited
US4771759A Cited
JPH01114044A Cited
US5024867A Cited
US5073517A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-08-30 1997-03-01 1997-08-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-08-30 2001-03-01 2001-08-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-08-30 2005-03-01 2005-08-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag