Patent US5237616A successfully refreshed from Google Patents.
US5237616A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Secure computer system having privileged and unprivileged memories
Assignee: International Business Machines Corp
•
Filing: 1992-09-21
•
Granted: 1993-08-17
•
Expires: 2012-09-21
Abstract
Abstract The microprocessor resides along with its protected real address space in a secure module surrounded by tamper resistant circuitry pad. Encryption programs and encryption keys are stored in the protected memory. A second real address space is also connected to the address and data bus of the microprocessor in order to provide program and data space for a user. Gating circuitry prevent the exposure of instructions and data form the privileged memory from appearing outside of the secure module. The gating circuits switch address spaces by recognizing a sequence of predetermined addresses.
Inventors
- 👤 Dennis G. Abraham
- 👤 Steven G. Aden
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 05:21
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/14; G06F12/1408
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
119 words
Memory protection means comprising: a protected memory and a processor inside a secure enclosure; an unprotected memory accessible from outside said secure enclosure; address decode inside said protected enclosure connected to address lines from said processor for recognizing at least two first predetermined addresses in sequence to enter unprivileged mode, said address decode recognizing at least two second predetermined addresses in sequence to enter privileged mode; and gate means inside said protected enclosure for connecting said address lines and data lines from said processor to said protected memory in said privileged mode and alternately connecting said address and data lines to said unprotected memory, said address and data lines being inaccessible from outside said secure enclosure during privileged mode.
Claim 2
Dependent Claim
119 words
Memory protection means comprising: a protected memory and a processor inside a secure enclosure; an unprotected memory accessible from outside said secure enclosure; address decode inside said protected enclosure connected to address lines from said processor for recognizing at least two first predetermined addresses in sequence to enter unprivileged mode, said address decode recognizing at least two second predetermined addresses in sequence to enter privileged mode; and gate means inside said protected enclosure for connecting said address lines and data lines from said processor to said protected memory in said privileged mode and alternately connecting said address and data lines to said unprotected memory, said address and data lines being inaccessible from outside said secure enclosure during privileged mode.
Claim 3
Dependent Claim
39 words
The memory protection means of claim 1 further comprising: control register means connected to said address decode in said secure enclosure, said control register mapped into a memory address space of both said unprotected memory and said protected memory.
Claim 4
Dependent Claim
27 words
The memory protection means of claim 2 further comprising: sequencing means connected to said address decode for controlling entry into privileged mode and entry into unprivileged mode.
Claim 5
Dependent Claim
26 words
The memory protection means of claim 2 further comprising: I/O control gates to permit the writing of data into said control register means only unprivileged mode.
Claim 6
Dependent Claim
29 words
The memory protection means of claim 1 further comprising: I/O gate mans for allowing said processor to read and and to write said unprotected memory while in privileged mode.
Claim 7
Dependent Claim
166 words
In a computer in which a processor can access a first memory and a second memory, a system for protecting said first memory comprising: address decode means connected to address lines from said processor for recognizing a first predetermined pattern of addresses to enter unprivileged mode, said address decode means recognizing a second predetermined pattern of addresses to enter privileged mode; enclosure means for enclosing said processor, said first memory, said address decode means and a gate means in a tamper resistant environment; said gate means connected to said processor, said first memory, said second memory and said address decode means, said gate means being responsive to said address decode means or connecting said address lines and data lines from said processor to said unprotected memory in said privileged mode and alternately connecting said address and data lines to said unprotected memory in unprivileged mode, address and data information on said address and data lines being unaccessible from outside said tamper resistant environment during privileged mode.
Claim 8
Dependent Claim
166 words
In a computer in which a processor can access a first memory and a second memory, a system for protecting said first memory comprising: address decode means connected to address lines from said processor for recognizing a first predetermined pattern of addresses to enter unprivileged mode, said address decode means recognizing a second predetermined pattern of addresses to enter privileged mode; enclosure means for enclosing said processor, said first memory, said address decode means and a gate means in a tamper resistant environment; said gate means connected to said processor, said first memory, said second memory and said address decode means, said gate means being responsive to said address decode means or connecting said address lines and data lines from said processor to said unprotected memory in said privileged mode and alternately connecting said address and data lines to said unprotected memory in unprivileged mode, address and data information on said address and data lines being unaccessible from outside said tamper resistant environment during privileged mode.
References Cited (Backward Citations)
US3742458A
Cited
US3803559A
Cited
US3827029A
Cited
US4298934A
Cited
US4355355A
Cited
US4434464A
Cited
US4523271A
Cited
US4677546A
Cited
US4628479A
Cited
US4920518A
Cited
US5146575A
Cited
US5134700A
Cited
US5201039A
Cited
US5182811A
Cited
US4975878A
Cited
US5014191A
Cited
US5159629A
Cited
US5081675A
Cited
US5075842A
Cited
US5075845A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-16 | 1997-02-15 | 1997-08-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-16 | 2001-02-15 | 2001-08-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-16 | 2005-02-15 | 2005-08-17 | $7700.00 | Window Closed / Lapsed |