← Back to Patent Explorer
US5235689A Expired / Lapsed US ⏱️ 0.0 years remaining

Interface circuit for dual port disk drive systems

Assignee: Storage Technology Corp
•
Filing: 1990-06-11
•
Granted: 1993-08-10
•
Expires: 2010-06-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The dual port disk drive interface circuit enables a plurality of dual port disk drives to be interconnected with a plurality of control units in a manner that is transparent to both the dual port disk drives and the control unit. The dual port disk drive interface circuit is interposed between the two channels from n control units and the dual ports of m dual port disk drives to switchably interconnect each control unit with an available dual port disk drive. The interface circuit intercepts the control signals that are generated by both the control units and the dual port disk drives and modifies these control signals to emulate the interconnection of each control unit with a dedicated dual port disk drive. The interface circuit controls the routing of data between the control unit and the available ports on the plurality of dual port disk drives to multiply the number of ports available on the dual port disk drive without modification of the control unit or the dual port disk drive.

Inventors

  • 👤 Dennis L. Baker
  • 👤 Robert E. Dean
  • 👤 Steven R. Kemp

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 14:11
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/0601; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G06F3/0628; G06F3/0662; G06F3/0664; G06F3/0668; G06F3/0671; G06F3/0673

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 299 words
An interface circuit connected to and interconnecting at least two host processor control units and n dual port disk drives, where n is a positive integer greater than 1, comprising: means, connected to said host processor control units, for emulating the operation of a single dual port disk drive, including: means responsive to port select signals received from a requesting one of said host processor control units for identifying idle ones of said n dual port disk drives, means for selecting one of said identified idle dual port disk drives, means, responsive to said selecting means, for generating drive selected signals identical to those received from said selected dual port disk drive, means for applying said generated drive selected signals to said requesting host processor control unit, means, connected to said dual port disk drives, for emulating the operation of said host processor control units, including: means for generating port select signals identical to those received from said requesting host processor control unit, means for applying said generated port select signals to said selected identified idle dual port disk drive, means connected to said host processor control units and said dual port disk drives for interconnecting said host processor control units and said dual port disk drives to enable the bidirectional transmission of data therebetween; and means responsive to drive selected signals received from said selected dual port disk drive for enabling said interconnecting means to interconnect said requesting host processor control unit and said selected dual port disk drive to enable the bidirectional transmission of data therebetween; and wherein said identifying means is responsive to port lockout signals received from said requesting host processor control unit to disable an identified port on said selected dual port disk drive from access by any of said host processor control units.
Claim 2
Dependent Claim 299 words
An interface circuit connected to and interconnecting at least two host processor control units and n dual port disk drives, where n is a positive integer greater than 1, comprising: means, connected to said host processor control units, for emulating the operation of a single dual port disk drive, including: means responsive to port select signals received from a requesting one of said host processor control units for identifying idle ones of said n dual port disk drives, means for selecting one of said identified idle dual port disk drives, means, responsive to said selecting means, for generating drive selected signals identical to those received from said selected dual port disk drive, means for applying said generated drive selected signals to said requesting host processor control unit, means, connected to said dual port disk drives, for emulating the operation of said host processor control units, including: means for generating port select signals identical to those received from said requesting host processor control unit, means for applying said generated port select signals to said selected identified idle dual port disk drive, means connected to said host processor control units and said dual port disk drives for interconnecting said host processor control units and said dual port disk drives to enable the bidirectional transmission of data therebetween; and means responsive to drive selected signals received from said selected dual port disk drive for enabling said interconnecting means to interconnect said requesting host processor control unit and said selected dual port disk drive to enable the bidirectional transmission of data therebetween; and wherein said identifying means is responsive to port lockout signals received from said requesting host processor control unit to disable an identified port on said selected dual port disk drive from access by any of said host processor control units.
Claim 3
Dependent Claim 323 words
An interface circuit for maintaining up to 2 m simultaneous independent data transfers between m host processor control units and n dual port disk drives, where n and m are both positive integers greater than 1 comprising: means, connected to said m host processor control units, for emulating the operation of a dual port disk drive dedicated to each of said m host processor control units, including: means responsive to port select signals received from a requesting one of said m host processor control units for identifying idle ones of said n dual port disk drives, means for selecting one of said identified idle dual port disk drives, means, responsive to said selecting means, for generating drive selected signals identical to those received from said selected dual port disk drive, means for applying said generated drive selected signals to said requesting host processor control unit, means, connected to said dual port disk drives, for emulating the operation of said host processor control units, including: means for generating port select signals identical to those received from said requesting host processor control unit, means for applying said generated port select signals to said selected identified idle dual port disk drive, means connected to said m host processor control units and said n dual port disk drives for interconnecting said m host processor control units with m of said n dual port disk drives to enable the bidirectional transmission of data therebetween; and means responsive to drive selected signals received from said selected dual port disk drive for enabling said interconnecting means to interconnect said requesting host processor control unit and said selected dual port disk drive to enable the bidirectional transmission of data therebetween; and wherein said identifying means is responsive to port lockout signals received from said requesting host processor control unit to disable an identified port on said selected dual port disk drive from access by any of said host processor control units.
Claim 4
Dependent Claim 323 words
An interface circuit for maintaining up to 2 m simultaneous independent data transfers between m host processor control units and n dual port disk drives, where n and m are both positive integers greater than 1 comprising: means, connected to said m host processor control units, for emulating the operation of a dual port disk drive dedicated to each of said m host processor control units, including: means responsive to port select signals received from a requesting one of said m host processor control units for identifying idle ones of said n dual port disk drives, means for selecting one of said identified idle dual port disk drives, means, responsive to said selecting means, for generating drive selected signals identical to those received from said selected dual port disk drive, means for applying said generated drive selected signals to said requesting host processor control unit, means, connected to said dual port disk drives, for emulating the operation of said host processor control units, including: means for generating port select signals identical to those received from said requesting host processor control unit, means for applying said generated port select signals to said selected identified idle dual port disk drive, means connected to said m host processor control units and said n dual port disk drives for interconnecting said m host processor control units with m of said n dual port disk drives to enable the bidirectional transmission of data therebetween; and means responsive to drive selected signals received from said selected dual port disk drive for enabling said interconnecting means to interconnect said requesting host processor control unit and said selected dual port disk drive to enable the bidirectional transmission of data therebetween; and wherein said identifying means is responsive to port lockout signals received from said requesting host processor control unit to disable an identified port on said selected dual port disk drive from access by any of said host processor control units.
Claim 5
Dependent Claim 239 words
In an interface circuit connected to and interconnecting m host processor control units and n dual port disk drives, where n and m are both positive integers greater than 1, a method of maintaining up to m simultaneous data transfers between said m control units and m selected ones of said n dual port disk drives, comprising the steps of: emulating the operation of a single dual port disk drive, including: identifying, in response to port select signals received from a requesting one of said host processor control units, idle ones of said n dual port disk drives, selecting one of said identified idle dual port disk drives, generating drive selected signals identical to those received from said selected dual port disk drive; applying said generated drive selected signals to said requesting host processor control unit, emulating the operation of said host processor control units, including: generating port select signals identical to those received from said requesting host processor control unit, applying said generated port select signals to said selected identified idle dual port disk drive, interconnecting said requesting host processor control unit and said selected dual port disk drive to enable the bidirectional transmission of data therebetween, and wherein said identifying step includes: disabling, in response to port lockout signals received from said requesting host processor control unit, an identified port on said selected dual port disk drive from access by any of said host processor control units.
Claim 6
Dependent Claim 239 words
In an interface circuit connected to and interconnecting m host processor control units and n dual port disk drives, where n and m are both positive integers greater than 1, a method of maintaining up to m simultaneous data transfers between said m control units and m selected ones of said n dual port disk drives, comprising the steps of: emulating the operation of a single dual port disk drive, including: identifying, in response to port select signals received from a requesting one of said host processor control units, idle ones of said n dual port disk drives, selecting one of said identified idle dual port disk drives, generating drive selected signals identical to those received from said selected dual port disk drive; applying said generated drive selected signals to said requesting host processor control unit, emulating the operation of said host processor control units, including: generating port select signals identical to those received from said requesting host processor control unit, applying said generated port select signals to said selected identified idle dual port disk drive, interconnecting said requesting host processor control unit and said selected dual port disk drive to enable the bidirectional transmission of data therebetween, and wherein said identifying step includes: disabling, in response to port lockout signals received from said requesting host processor control unit, an identified port on said selected dual port disk drive from access by any of said host processor control units.

References Cited (Backward Citations)

US4888680A Cited
US5072378A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-08-09 1997-02-08 1997-08-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-08-09 2001-02-08 2001-08-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-08-09 2005-02-08 2005-08-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag