US5235201A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with input protection circuit
Assignee: Toshiba Corp
•
Filing: 1992-05-26
•
Granted: 1993-08-10
•
Expires: 2012-05-26
Abstract
Abstract An N channel type MOSFET is formed in a P type semiconductor substrate. A drain of the N channel type MOSFET is connected to a V DD line. A P - type impurity layer is formed in contact with the drain of the N channel type MOSFET. An input protection circuit is formed in the P type semiconductor substrate. The input protection circuit comprises a diode D 1 in which a cathode is connected to an input terminal and an anode is connected to a V SS line, and a diode D 2 in which a cathode is connected to the V DD line and an anode is connected to the V SS line. The anode of the diodes D 1 and D 2 comprises a P - type impurity layer. Impurity concentration of the P - type impurity layer the diodes D 1 and D 2 are higher than that of the P - impurity layer formed in contact with the drain of the N channel type MOSFET. The anode can be used in common to both diodes D 1 and D 2 .
Inventors
- 👤 Katsu Honna
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:08
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
168 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a MOS transistor of a second conductivity type, formed in said semiconductor substrate, having a first drain connected to a first power source and a first impurity layer of the first conductivity type contacting said drain; and an input protection circuit including: a second impurity layer of the first conductivity type formed in said semiconductor substrate, third and fourth impurity layers of the second conductivity type formed and separated from each other in said second impurity layer, and a fifth impurity layer of the first conductivity type formed between said third impurity layer and said fourth impurity layer in said second impurity layer, wherein said third impurity layer is connected to said first power source, said fourth impurity layer is connected to an input terminal, said fifth impurity layer is connected to a second power source, and an impurity concentration of said fifth impurity layer is higher than an impurity concentration of said first impurity layer.
Claim 2
Dependent Claim
168 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a MOS transistor of a second conductivity type, formed in said semiconductor substrate, having a first drain connected to a first power source and a first impurity layer of the first conductivity type contacting said drain; and an input protection circuit including: a second impurity layer of the first conductivity type formed in said semiconductor substrate, third and fourth impurity layers of the second conductivity type formed and separated from each other in said second impurity layer, and a fifth impurity layer of the first conductivity type formed between said third impurity layer and said fourth impurity layer in said second impurity layer, wherein said third impurity layer is connected to said first power source, said fourth impurity layer is connected to an input terminal, said fifth impurity layer is connected to a second power source, and an impurity concentration of said fifth impurity layer is higher than an impurity concentration of said first impurity layer.
Claim 3
Dependent Claim
35 words
The semiconductor device according to claim 1, wherein said semiconductor substrate of the first conductivity type is a P-type semiconductor substrate and said MOS transistor of the second conductivity type is an N-channel MOS transistor.
Claim 4
Dependent Claim
32 words
The semiconductor device according to claim 1, wherein a diode is formed of said second and third impurity layers, and a second drain is formed of said second and fourth impurity layers.
Claim 5
Dependent Claim
184 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a MOS transistor of second conductivity type, formed in the semiconductor substrate, having a first drain connected to a first power source and a first impurity layer of the first conductivity type formed in contact with the drain; and an input protection circuit including: second through fifth impurity layers of the first conductivity type formed and separated from each other in the semiconductor substrate, a sixth impurity layer of a second conductivity type formed adjacent to the second and third impurity layers, a seventh impurity layer of the second conductivity type formed adjacent to the fourth and fifth impurity layers, and an eighth impurity layer of the first conductivity type formed adjacent to the third and fourth impurity layers, wherein the sixth impurity layer is connected to the first power source, the seventh impurity layer is connected to an input terminal, the eighth impurity layer is connected to a second power source, and an impurity concentration of the eighth impurity layer is higher than an impurity concentration of the first impurity layer.
Claim 6
Dependent Claim
184 words
A semiconductor device, comprising: a semiconductor substrate of a first conductivity type; a MOS transistor of second conductivity type, formed in the semiconductor substrate, having a first drain connected to a first power source and a first impurity layer of the first conductivity type formed in contact with the drain; and an input protection circuit including: second through fifth impurity layers of the first conductivity type formed and separated from each other in the semiconductor substrate, a sixth impurity layer of a second conductivity type formed adjacent to the second and third impurity layers, a seventh impurity layer of the second conductivity type formed adjacent to the fourth and fifth impurity layers, and an eighth impurity layer of the first conductivity type formed adjacent to the third and fourth impurity layers, wherein the sixth impurity layer is connected to the first power source, the seventh impurity layer is connected to an input terminal, the eighth impurity layer is connected to a second power source, and an impurity concentration of the eighth impurity layer is higher than an impurity concentration of the first impurity layer.
Claim 7
Dependent Claim
35 words
The semiconductor device according to claim 4, wherein the semiconductor substrate of the first conductivity type is a P-type semiconductor substrate and the MOS transistor of the second conductivity type is an N-channel MOS transistor.
Claim 8
Dependent Claim
33 words
The semiconductor device, according to claim 4, wherein a diode formed of the second, third, and sixth impurity layers, and a second drain is formed of the fourth, fifth, and seventh impurity layers.
References Cited (Backward Citations)
US4626882A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-09 | 1997-02-08 | 1997-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-09 | 2001-02-08 | 2001-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-09 | 2005-02-08 | 2005-08-10 | $7700.00 | Window Closed / Lapsed |