US5234848A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating lateral resonant tunneling transistor with heterojunction barriers
Assignee: Raytheon Co
•
Filing: 1991-11-05
•
Granted: 1993-08-10
•
Expires: 2011-11-05
Abstract
Abstract A lateral resonant tunneling transistor is provided comprising heterojunction barriers (24) and a quantized region (33). Current between source contact (26) and drain contact (28) can be switched "ON" or "OFF" by placing an appropriate voltage on gate contacts (30) and (32). The potential on gate contacts (30) and (32) selectively modulate the quantum states within quantized region (33) so as to allow electrons to tunnel through heterojunction barrier (24) and quantized region (33). The method for fabricating comprises etching trenches through second barrier layer (20) and quantum layer (76) and regrowing a semiconductor to form heterojunction barrier (24).
Inventors
- 👤 Alan C. Seabaugh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:17
CPC Classifications
B; B82; B82Y; B82Y10/00; H; H10; H10D; H10D10/00; H10D10/01; H10D10/061; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/473; H10D30/4732; H10D48/00; H10D48/01; H10D48/031; H10D48/032; H10D62/00; H10D62/80; H10D62/85; H10D62/852
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
134 words
A method for fabricating a lateral resonant tunneling transistor, comprising the steps of: providing a semiinsulating substrate; forming a first barrier layer on a face of said substrate; forming a quantum layer on said first barrier layer; forming a second barrier layer on said quantum layer; etching first and second spaced-apart trenches through said second barrier layer and said quantum layer to said first barrier layer to define a quantum structure between said trenches; regrowing a semiconductor in said trenches having a higher band gap than said quantum layer; forming a gate structure on said regrown semiconductor so as to be operable to apply a predetermined potential to said regrown semiconductor; and forming source and drain contacts laterally to the regrown semiconductor to be electrically coupled to said quantum layer external to said trenches.
Claim 2
Independent Claim
134 words
A method for fabricating a lateral resonant tunneling transistor, comprising the steps of: providing a semiinsulating substrate; forming a first barrier layer on a face of said substrate; forming a quantum layer on said first barrier layer; forming a second barrier layer on said quantum layer; etching first and second spaced-apart trenches through said second barrier layer and said quantum layer to said first barrier layer to define a quantum structure between said trenches; regrowing a semiconductor in said trenches having a higher band gap than said quantum layer; forming a gate structure on said regrown semiconductor so as to be operable to apply a predetermined potential to said regrown semiconductor; and forming source and drain contacts laterally to the regrown semiconductor to be electrically coupled to said quantum layer external to said trenches.
Claim 3
Dependent Claim
35 words
The method of claim 1, and further comprising the step of doping said second barrier layer to be of a first conductivity type, such that a two-dimensional electron gas is formed in said quantum layer.
Claim 4
Dependent Claim
36 words
The method of claim 1, and further comprising the step of forming a contact layer on said second barrier layer, such that said spaced-apart trenches are etched to said first barrier layer through said contact layer.
Claim 5
Dependent Claim
37 words
The method of claim 1, and further comprising the steps of: regrowing said semiconductor in said spaced-apart trenches such that said semiconductor extends and joins above said barrier layer; and forming gate contacts over said spaced-apart trenches.
References Cited (Backward Citations)
US4758870A
Cited
US4746626A
Cited
JPS621268A
Cited
US4908325A
Cited
EP0226383A2
Cited
US4783427A
Cited
US5026655A
Cited
JPH0298946A
Cited
US4927782A
Cited
US5141879A
Cited
US5077231A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-09 | 1997-02-08 | 1997-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-09 | 2001-02-08 | 2001-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-09 | 2005-02-08 | 2005-08-10 | $7700.00 | Window Closed / Lapsed |