US5231041A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Manufacturing method of an electrically programmable non-volatile memory device having the floating gate extending over the control gate
Assignee: Mitsubishi Electric Corp
•
Filing: 1992-01-10
•
Granted: 1993-07-27
•
Expires: 2012-01-10
Abstract
Abstract A 1-transistor type flash EEPROM is disclosed. The memory cell in the EEPROM includes a control gate formed on a silicon substrate with an insulating layer disposed between them, and a floating gate formed to extend over the upper face and one side face of the control electrode with an insulating layer disposed between them. Drain and source regions are created in the silicon substrate on the opposite sides of the control gate. The area in the silicon substrate under the control gate between the drain and source regions defines a channel region. In the EEPROM, an application of high-level voltage to the control gate and the drain region produces hot electrons in the vicinity of the opposite ends of the drain region which are driven into the floating gate across the insulating layer, causing the floating gate to store data-representing charge. The flash EEPROM has uniform characteristics among memory cells and reduced cell area for improved miniaturization.
Inventors
- 👤 Hideaki Arima
- 👤 Yoshinori Okumura
- 👤 Hideki Genjo
- 👤 Ikuo Ogoh
- 👤 Kohjiroh Yuzuriha
- 👤 Yuichi Nakashima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:14
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/30; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/686; H10D30/6891; H10D30/6893
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
189 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer.
Claim 2
Independent Claim
189 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer.
Claim 3
Independent Claim
297 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer; wherein said step of forming said second conductive layer comprises: forming a conductive layer covering said first conductive layer with an insulating layer disposed between them; selectively applying a resist over the area of said conductive layer where said upper conductive layer is to be formed; selectively removing said conductive layer using said resist coating as the mask thereby to leave portions of said conductive layer over said first conductive layer and on one and the other side of said first conductive layer in electrical connection with one another; and removing said portion of said third conductive layer left on the other side of said first conductive layer.
Claim 4
Independent Claim
297 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer; wherein said step of forming said second conductive layer comprises: forming a conductive layer covering said first conductive layer with an insulating layer disposed between them; selectively applying a resist over the area of said conductive layer where said upper conductive layer is to be formed; selectively removing said conductive layer using said resist coating as the mask thereby to leave portions of said conductive layer over said first conductive layer and on one and the other side of said first conductive layer in electrical connection with one another; and removing said portion of said third conductive layer left on the other side of said first conductive layer.
Claim 5
Independent Claim
217 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer; wherein said step of forming said first conductive layer and said step of forming said second conductive layer together form a polysilicon layer of a second conductivity type.
Claim 6
Independent Claim
217 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer; wherein said step of forming said first conductive layer and said step of forming said second conductive layer together form a polysilicon layer of a second conductivity type.
Claim 7
Independent Claim
215 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer; further comprising the step of forming an electrical interconnection coupled to said first impurity region of a second conductivity type for transfer of a data-representing charge.
Claim 8
Independent Claim
215 words
A method for manufacturing a semiconductor memory device comprising the steps of: forming a plurality of spaced-apart first conductive layers on a major surface of a semiconductor substrate of a first conductivity type with a first insulating layer disposed between them; forming a plurality of second conductive layers, each comprising an upper conductive layer portion formed on the upper surface of a respective one of said first conductive layers with a second insulating layer disposed between them, and a side conductive layer portion formed on one side of said respective first conductive layer with said second insulating layer disposed between them and on the major surface of said semiconductor substrate with said first insulating layer disposed between them, said upper and side conductive layers being electrically connected with each other; and forming impurity regions of a second conductivity type in the major surface of said semiconductor substrate between said first conductive layers, said impurity regions including for respective first conductive layers a first impurity region disposed adjacent to said side conductive layer portion and a second impurity region disposed adjacent to a second side of said first conductive layer; further comprising the step of forming an electrical interconnection coupled to said first impurity region of a second conductivity type for transfer of a data-representing charge.
References Cited (Backward Citations)
JPS5715470A
Cited
WO1983003167A1
Cited
JPS59500343A
Cited
US4513397A
Cited
JPS6241431A
Cited
JPS6266681A
Cited
JPS62125677A
Cited
JPS62234375A
Cited
US5081057A
Cited
JPS6345865A
Cited
US4907197A
Cited
US4853895A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-26 | 1997-01-25 | 1997-07-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-26 | 2001-01-25 | 2001-07-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-26 | 2005-01-25 | 2005-07-27 | $7700.00 | Window Closed / Lapsed |