← Back to Patent Explorer
US5229666A Expired / Lapsed US ⏱️ 0.0 years remaining

Single-ended complementary MOSFET sense amplifier

Assignee: National Semiconductor Corp
•
Filing: 1991-10-16
•
Granted: 1993-07-20
•
Expires: 2011-10-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A single-ended complementary MOSFET sense amplifier having improved immunity from trip current variations, ground bounce and noise with minimal switching speed degradation includes complementary MOSFET amplifiers and a reference-controlled output amplifier comprising a voltage reference-controlled inverter. Complementary MOSFETs exclusively are used to avoid nonuniform depletion doping effects of NMOS depletion mode FETs. The input stage is designed to require a higher bit line signal voltage amplitude for higher noise immunity. The output stage is a single-ended voltage reference-controlled inverter with reduced sensitivity to CMOS process-induced MOSFET performance variations, and which has a higher input switching threshold for enhanced ground bounce immunity. In a preferred embodiment, the input stage provides voltage level shifting for increasing the dynamic range of the signal driving the output stage, thereby maintaining high switching speed.

Inventors

  • 👤 Bal S. Sandhu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 06:45
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361; H03K19/00369; H03K19/00384

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 123 words
A reference-controlled, single-ended sense amplifier, comprising: input amplifier means for receiving and amplifying a signal from a bit line and for providing an amplified input signal representing said bit line signal; and reference-controlled, single-ended amplifier means coupled to said input amplifier means for receiving a reference bias signal and said amplified input signal, and for providing a reference-controlled, single-ended digital output signal representing said bit line signal, wherein said reference-controlled, single-ended amplifier means comprises: a single-ended MOSFET inverter including a driver MOSFET for receiving said amplified input signal and a load MOSFET coupled to said driver MOSFET for receiving said reference bias signal; and a plurality of diode-connected MOSFETs for providing said reference bias signal, wherein said reference bias signal comprises a voltage.
Claim 2
Dependent Claim 123 words
A reference-controlled, single-ended sense amplifier, comprising: input amplifier means for receiving and amplifying a signal from a bit line and for providing an amplified input signal representing said bit line signal; and reference-controlled, single-ended amplifier means coupled to said input amplifier means for receiving a reference bias signal and said amplified input signal, and for providing a reference-controlled, single-ended digital output signal representing said bit line signal, wherein said reference-controlled, single-ended amplifier means comprises: a single-ended MOSFET inverter including a driver MOSFET for receiving said amplified input signal and a load MOSFET coupled to said driver MOSFET for receiving said reference bias signal; and a plurality of diode-connected MOSFETs for providing said reference bias signal, wherein said reference bias signal comprises a voltage.
Claim 3
Dependent Claim 134 words
A reference-controlled, single-ended complementary MOSFET sense amplifier, comprising: complementary MOSFET input amplifier means for receiving and amplifying a signal from a bit line and for providing an amplified input signal representing said bit line signal; and reference-controlled, single-ended complementary MOSFET amplifier means coupled to said complementary MOSFET input amplifier means for receiving a reference bias signal and said amplified input signal, and for providing a reference-controlled, single-ended digital output signal representing said bit line signal, wherein said reference-controlled, single-ended complementary MOSFET amplifier means comprises: a single-ended, complementary MOSFET inverter including a driver MOSFET for receiving aid amplified input signal and a load MOSFET coupled to said driver MOSFET for receiving said reference bias signal; and a plurality of diode-connected MOSFETs for providing said reference bias signal, wherein said reference bias signal comprises a voltage.
Claim 4
Dependent Claim 134 words
A reference-controlled, single-ended complementary MOSFET sense amplifier, comprising: complementary MOSFET input amplifier means for receiving and amplifying a signal from a bit line and for providing an amplified input signal representing said bit line signal; and reference-controlled, single-ended complementary MOSFET amplifier means coupled to said complementary MOSFET input amplifier means for receiving a reference bias signal and said amplified input signal, and for providing a reference-controlled, single-ended digital output signal representing said bit line signal, wherein said reference-controlled, single-ended complementary MOSFET amplifier means comprises: a single-ended, complementary MOSFET inverter including a driver MOSFET for receiving aid amplified input signal and a load MOSFET coupled to said driver MOSFET for receiving said reference bias signal; and a plurality of diode-connected MOSFETs for providing said reference bias signal, wherein said reference bias signal comprises a voltage.
Claim 5
Dependent Claim 124 words
A reference-controlled, single-ended complementary MOSFET sense amplifier, comprising: complementary MOSFET input amplifier means for receiving and amplifying a signal from a bit line and for providing an amplified input signal representing said bit line signal; and reference-controlled, single-ended complementary MOSFET amplifier means coupled to said complementary MOSFET input amplifier means for receiving a reference-controlled bias signal and said amplified input signal, and for providing a reference-controlled, single-ended digital output signal representing said bit line signal, wherein said reference-controlled, single-ended complementary MOSFET amplifier means comprises: a single-ended, complementary MOSFET inverter including a driver MOSFET for receiving said amplified input signal and said reference-controlled bias signal; and a complementary MOSFET current mirror for providing said reference-controlled bias signal, wherein said reference-controlled bias signal comprises a current.
Claim 6
Dependent Claim 124 words
A reference-controlled, single-ended complementary MOSFET sense amplifier, comprising: complementary MOSFET input amplifier means for receiving and amplifying a signal from a bit line and for providing an amplified input signal representing said bit line signal; and reference-controlled, single-ended complementary MOSFET amplifier means coupled to said complementary MOSFET input amplifier means for receiving a reference-controlled bias signal and said amplified input signal, and for providing a reference-controlled, single-ended digital output signal representing said bit line signal, wherein said reference-controlled, single-ended complementary MOSFET amplifier means comprises: a single-ended, complementary MOSFET inverter including a driver MOSFET for receiving said amplified input signal and said reference-controlled bias signal; and a complementary MOSFET current mirror for providing said reference-controlled bias signal, wherein said reference-controlled bias signal comprises a current.

References Cited (Backward Citations)

US4471242A Cited
US4763026A Cited
US4823031A Cited
US4929853A Cited
US4918341A Cited
US5013943A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-07-19 1997-01-18 1997-07-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-07-19 2001-01-18 2001-07-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-07-19 2005-01-18 2005-07-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag