US5227777A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Radio paging receiver for intermittently receiving a paging signal transmitted on different phases of a clock
Assignee: NEC Corp
•
Filing: 1991-12-16
•
Granted: 1993-07-13
•
Expires: 2011-12-16
Abstract
Abstract A radio paging receiver of this invention includes a decoder section. The decoder section includes a bit synchronization circuit, a preamble detector, a synchronization signal detector, an address detector, and a reception controller. The preamble detector checks a preamble signal in a plurality of phases of the clock extracted by a bit synchronization circuit, and outputs a preamble detection signal when the preamble signal is detected in at least one phase.
Inventors
- 👤 Toshifumi Sato
- 👤 Mafumi Miyashita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:44
CPC Classifications
H; H04; H04W; H04W88/00; H04W88/02; H04W88/022; H04W88/025; H04W88/026; H04L; H04L7/00; H04L7/04; H04L7/041; H04L7/046; H04L7/02; H04L7/033; H04L7/0337
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
198 words
A radio paging receiver which comprises a receiving station for intermittently receiving a paging signal including a preamble signal, a synchronization signal, and an address signal, a decoder section for processing signal demodulated by said receiving section, and an alert generator for generating an alert signal in response to the detection of an address signal assigned to said receiver, said decoder section including: bit synchronization means for producing a clock synchronized with a received signal; preamble detection means for detecting the preamble signal and outputting a preamble detection signal, said preamble detection means checking the preamble signal in at least two different phases of one period of said clock; synchronization signal detection means for detecting the synchronization signal and outputting a synchronization signal detection signal; address signal detection means for detecting said address signal assigned to said receiver and outputting an address detection signal; and reception control means responsive to the preamble detection signal and the synchronization signal detection signal for outputting a battery saving control signal controlling an intermittent reception operation of said receiver and a control signal controlling said bit synchronization means, said preamble detection means, said synchronization signal detection means, and said address detection means.
Claim 2
Dependent Claim
198 words
A radio paging receiver which comprises a receiving station for intermittently receiving a paging signal including a preamble signal, a synchronization signal, and an address signal, a decoder section for processing signal demodulated by said receiving section, and an alert generator for generating an alert signal in response to the detection of an address signal assigned to said receiver, said decoder section including: bit synchronization means for producing a clock synchronized with a received signal; preamble detection means for detecting the preamble signal and outputting a preamble detection signal, said preamble detection means checking the preamble signal in at least two different phases of one period of said clock; synchronization signal detection means for detecting the synchronization signal and outputting a synchronization signal detection signal; address signal detection means for detecting said address signal assigned to said receiver and outputting an address detection signal; and reception control means responsive to the preamble detection signal and the synchronization signal detection signal for outputting a battery saving control signal controlling an intermittent reception operation of said receiver and a control signal controlling said bit synchronization means, said preamble detection means, said synchronization signal detection means, and said address detection means.
Claim 3
Dependent Claim
64 words
A paging receiver according to claim 1, wherein said preamble detection means comprises first and second preamble detection circuits, said first preamble detection circuit checking the preamble signal in one phase of the clock extracted by said bit synchronization means, and said second preamble detection circuit checking the preamble signal in a plurality of phases of the clock extracted by said bit synchronization means.
Claim 4
Dependent Claim
33 words
A paging receiver according to claim 2, wherein said first preamble detection circuit operates before the synchronization signal is detected, and said second preamble detection circuit operates after the synchronization signal is detected.
Claim 5
Dependent Claim
48 words
A paging receiver according to claim 2, wherein said first preamble detection circuit checks the presence/absence of the preamble signal for every bit, and wherein said second preamble detection circuit checks the presence/absence of the preamble signal in units of the number of bits of the address signal.
Claim 6
Dependent Claim
42 words
A paging receiver according to claim 1, wherein said bit synchronization means sets a larger time constant for the production of said clock by said bit synchronization means after the synchronization signal is detected than that before the synchronization signal is detected.
References Cited (Backward Citations)
AU516389B2
Cited
WO1981000800A1
Cited
AU534890B2
Cited
AU568332B2
Cited
US4745408A
Cited
GB2144565A
Cited
EP0234201A2
Cited
US4839639A
Cited
US4802192A
Cited
US4837854A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-12 | 1997-01-11 | 1997-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-12 | 2001-01-11 | 2001-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-12 | 2005-01-11 | 2005-07-13 | $7700.00 | Window Closed / Lapsed |