← Back to Patent Explorer
US5227738A Expired / Lapsed US ⏱️ 0.0 years remaining

Multistage amplifier

Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1992-11-24
•
Granted: 1993-07-13
•
Expires: 2012-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multistage amplifier for amplifying an input signal so as to output an amplified signal. The multistage amplifier is comprised of a plurality of transistors that are monolithically formed around a central VIA hole. Predetermined electrodes of the respective transistors are electrically connected to each other in the area immediately surrounding the central VIA hole and are connected to the VIA hole itself. This allows for a reduction of the number of VIA holes used over conventional methods. The distance between the central VIA hole and the predetermined electrodes of each of the transistors is minimal, as is the wiring pattern of each of the electrodes. No scattering is caused by the characteristics of the transistors, as they are monolithically formed in the same manufacturing process.

Inventors

  • 👤 Nobuo Shiga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 04:08
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/60; H03F3/602; H03F3/604; H03F2200/00; H03F2200/294; H10; H10W; H10W20/00; H10W20/20

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 108 words
A multistage amplifier comprising: a single substrate containing a central VIA hole; a first stage comprising a first transistor having a plurality of electrodes, wherein a first electrode of said first transistor accepts an input signal and a second electrode of said first transistor outputs a first output signal; and a second stage comprising a second transistor having a plurality of electrodes, wherein a first electrode of said second transistor accepts said first output signal and a second electrode of said second transistor outputs a second output signal, said first transistor and said second transistor being monolithically integrated on said substrate and arranged around said central VIA hole.
Claim 2
Dependent Claim 108 words
A multistage amplifier comprising: a single substrate containing a central VIA hole; a first stage comprising a first transistor having a plurality of electrodes, wherein a first electrode of said first transistor accepts an input signal and a second electrode of said first transistor outputs a first output signal; and a second stage comprising a second transistor having a plurality of electrodes, wherein a first electrode of said second transistor accepts said first output signal and a second electrode of said second transistor outputs a second output signal, said first transistor and said second transistor being monolithically integrated on said substrate and arranged around said central VIA hole.
Claim 3
Dependent Claim 76 words
A multistage amplifier as claimed in claim 1, wherein said first transistor is arranged so that a third electrode of said first transistor is nearer to said central VIA hole than said first electrode and said second electrode of said first transistor and said second transistor is arranged so that a third electrode of said second transistor is nearer to said central VIA hole than said first electrode and said second electrode of said second transistor.
Claim 4
Dependent Claim 58 words
A multistage amplifier as claimed in claim 2, wherein said third electrode of said first transistor and said third electrode of said second transistor are electrically coupled together an area immediately surrounding said central VIA hole, said third electrode of said first transistor and said third electrode of said second transistor not both being of the gate type.
Claim 5
Dependent Claim 29 words
A multistage amplifier as claimed in claim 3, wherein said third electrode of said first transistor and said third electrode of said second transistor are of the source type.
Claim 6
Dependent Claim 40 words
A multistage amplifier as claimed in claim 3, further comprising a grounding pattern, said grounding pattern being electrically coupled to said third electrode of said first transistor and said third electrode of said second transistor through said central VIA hole.
Claim 7
Dependent Claim 16 words
A multistage amplifier as claimed in claim 1, wherein said multistage amplifier is a two-stage amplifier.
Claim 8
Dependent Claim 17 words
A multistage amplifier as claimed in claim 1, wherein said substrate contains a single central VIA hole.
Claim 9
Dependent Claim 91 words
A multistage amplifier as claimed in claim 1, further comprising a plurality of impedance matching circuits, a first of said plurality of impedance matching circuits being electrically coupled in series to said first electrode of said first transistor, a second of said plurality of impedance matching circuits being electrically coupled in series to said second electrode of said first transistor and said first electrode of said second transistor, and a third of said plurality of impedance matching circuits being electrically coupled in series to said second electrode of said second transistor.
Claim 10
Dependent Claim 55 words
a multistage amplifier as claimed in claim 8, wherein said first of said plurality of impedance matching circuits comprises at least a microstrip, said second of said plurality of impedance matching circuits comprises at least a microstrip and at least a capacitor, and said third of said impedance matching circuits comprises at least a microstrip.
Claim 11
Dependent Claim 190 words
A four-stage amplifier comprising: a single substrate containing a central VIA hole; a first stage comprising a first transistor having a plurality of electrodes, wherein a first electrode of said first transistor accepts an input signal and a second electrode of said first transistor outputs a first output signal; a second stage comprising a second transistor having a plurality of electrodes, wherein a first electrode of said second transistor accepts said first output signal and a second electrode of said second transistor outputs a second output signal; a third stage comprising a third transistor having a plurality of electrodes, wherein a first electrode of said third transistor accepts said second output signal and a second electrode of said third transistor outputs a third output signal; and a fourth stage comprising a fourth transistor having a plurality of electrodes, wherein a first electrode of said fourth transistor accepts said third output signal and a second electrode of said fourth transistor outputs a fourth output signal, said first transistor, said second transistor, said third transistor and said fourth transistor being monolithically integrated on said substrate and arranged around said central VIA hole.
Claim 12
Dependent Claim 190 words
A four-stage amplifier comprising: a single substrate containing a central VIA hole; a first stage comprising a first transistor having a plurality of electrodes, wherein a first electrode of said first transistor accepts an input signal and a second electrode of said first transistor outputs a first output signal; a second stage comprising a second transistor having a plurality of electrodes, wherein a first electrode of said second transistor accepts said first output signal and a second electrode of said second transistor outputs a second output signal; a third stage comprising a third transistor having a plurality of electrodes, wherein a first electrode of said third transistor accepts said second output signal and a second electrode of said third transistor outputs a third output signal; and a fourth stage comprising a fourth transistor having a plurality of electrodes, wherein a first electrode of said fourth transistor accepts said third output signal and a second electrode of said fourth transistor outputs a fourth output signal, said first transistor, said second transistor, said third transistor and said fourth transistor being monolithically integrated on said substrate and arranged around said central VIA hole.
Claim 13
Dependent Claim 142 words
A four-stage amplifier as claimed in claim 10, wherein said first transistor is arranged so that a third electrode of said first transistor is nearer to said central VIA hole than said first electrode and said second electrode of said first transistor, said second transistor is arranged so that a third electrode of said second transistor is nearer to said central VIA hole than said first electrode and said second electrode of said second transistor, said third transistor is arranged so that a third electrode of said third transistor is nearer to said central VIA hole than said first electrode and said second electrode of said third transistor, and said fourth transistor is arranged so that a third electrode of said fourth transistor is nearer to said central VIA hole than said first electrode and said second electrode of said fourth transistor.
Claim 14
Dependent Claim 87 words
A four-stage amplifier as claimed in claim 11, wherein said third electrode of said first transistor, said third electrode of said second transistor, said third electrode of said third transistor and said third electrode of said fourth transistor are electrically coupled together in an area immediately surrounding said central VIA hole, said third electrode of said first transistor, said third electrode of said second transistor, said third electrode of said third transistor and said third electrode of said fourth transistor not all being of the gate type.
Claim 15
Dependent Claim 43 words
A four-stage amplifier as claimed in claim 12, wherein said third electrode of said first transistor, said third electrode of said second transistor, said third electrode of said third transistor and said third electrode of said fourth transistor are of the source type.
Claim 16
Dependent Claim 54 words
A four-stage amplifier as claimed in claim 12, further comprising a grounding pattern, said grounding pattern being electrically coupled to said third electrode of said first transistor, said third electrode of said second transistor, said third electrode of said third transistor and said third electrode of said fourth transistor through said central VIA hole.
Claim 17
Dependent Claim 151 words
A four-stage amplifier as claimed in claim 9, further comprising a plurality of impedance matching circuits, a first of said plurality of impedance matching circuits being electrically coupled in series to said first electrode of said first transistor, a second of said plurality of impedance matching circuits being electrically coupled in series to said second electrode of said first transistor and said first electrode of said second transistor, a third of said plurality of impedance matching circuits being electrically coupled in series to said second electrode of said second transistor and said first electrode of said third transistor, a fourth of said plurality of impedance matching circuits being electrically coupled in series to said second electrode of said third transistor and said first electrode of said fourth transistor, and a fifth of said plurality of impedance matching circuits being electrically coupled in series to said second electrode of said fourth transistor.
Claim 18
Dependent Claim 61 words
A four-stage amplifier as claimed in claim 15, wherein said first of said plurality of impedance matching circuits comprises at least a microstrip, said second, third and fourth of said plurality of impedance matching circuits each comprise at least a microstrip and at least a capacitor, and said fifth of said plurality of impedance matching circuits comprises at least a microstrip.

References Cited (Backward Citations)

US3969745A Cited
US4611184A Cited
FR2618947A1 Cited
US4837536A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-07-12 1997-01-11 1997-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-07-12 2001-01-11 2001-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-07-12 2005-01-11 2005-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag