Patent US5227331A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5227331A Expired / Lapsed US ⏱️ 0.0 years remaining

CVD method for semiconductor manufacture using rapid thermal pulses

Assignee: Micron Technology Inc
•
Filing: 1992-02-10
•
Granted: 1993-07-13
•
Expires: 2012-02-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of CVD deposition for semiconductor manufacture especially suited to the conformal deposition of a film into a semiconductor structure having deep wells and channels. The method includes directing rapid thermal pulses at the semiconductor structure. The thermal pulses heat the semiconductor structure and deposition gas stream to an optimal deposition temperature range. In between the thermal pulses the semiconductor structure and deposition gas stream cool and allow diffusion of the deposition gas stream into the recesses of the semiconductor structure. A frequency of the thermal pulses is from 1 to 100 Hz.

Inventors

  • 👤 Donald Westmoreland

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 01:38
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056; H10P; H10P14/00; H10P14/40; H10P14/42; H10P14/43

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 125 words
A method of CVD deposition in the fabrication of a semiconductor structure, comprising: providing a semiconductor structure under fabrication; placing the semiconductor structure in a CVD process chamber; diffusing a deposition gas stream over the semiconductor structure; directing thermal pulses at the semiconductor structure such that the semiconductor structure and deposition gas stream are alternatively heated by each thermal pulse to a temperature range for increasing deposition and cooled between thermal pulses to a temperature range for increasing diffusion of the deposition gas stream over the semiconductor structure, and forming the thermal pulses by directing a radiant heat source at the semiconductor structure and periodically interrupting the flow of radiant energy to the semiconductor structure with a thermal chopper apparatus having a rotating blocking means.
Claim 2
Independent Claim 125 words
A method of CVD deposition in the fabrication of a semiconductor structure, comprising: providing a semiconductor structure under fabrication; placing the semiconductor structure in a CVD process chamber; diffusing a deposition gas stream over the semiconductor structure; directing thermal pulses at the semiconductor structure such that the semiconductor structure and deposition gas stream are alternatively heated by each thermal pulse to a temperature range for increasing deposition and cooled between thermal pulses to a temperature range for increasing diffusion of the deposition gas stream over the semiconductor structure, and forming the thermal pulses by directing a radiant heat source at the semiconductor structure and periodically interrupting the flow of radiant energy to the semiconductor structure with a thermal chopper apparatus having a rotating blocking means.
Claim 3
Dependent Claim 21 words
The method as claimed in claim 1 and wherein the frequency of the thermal pulse is from 1 to 100 Hz.
Claim 4
Dependent Claim 141 words
A CVD deposition method for semiconductor manufacture, comprising: placing a semiconductor structure under fabrication in a CVD process chamber containing a deposition gas stream; directing the deposition gas stream at the semiconductor structure for conformally depositing a film on the semiconductor structure; directing rapid thermal pulses at the semiconductor structure at a frequency of 1 to 100 Hz such that a temperature of the semiconductor structure increases with each thermal pulse to provide an optimal temperature range for deposition and depletion of the deposition gas stream and the temperature of the semiconductor structure decreases between sequential thermal pulses to allow increased diffusion of the deposition gas stream into the recesses of the semiconductor structure; and forming the rapid thermal pulses by periodically blocking a flow of radiant energy from the heat source to the semiconductor structure using a rotating blocking means.
Claim 5
Dependent Claim 141 words
A CVD deposition method for semiconductor manufacture, comprising: placing a semiconductor structure under fabrication in a CVD process chamber containing a deposition gas stream; directing the deposition gas stream at the semiconductor structure for conformally depositing a film on the semiconductor structure; directing rapid thermal pulses at the semiconductor structure at a frequency of 1 to 100 Hz such that a temperature of the semiconductor structure increases with each thermal pulse to provide an optimal temperature range for deposition and depletion of the deposition gas stream and the temperature of the semiconductor structure decreases between sequential thermal pulses to allow increased diffusion of the deposition gas stream into the recesses of the semiconductor structure; and forming the rapid thermal pulses by periodically blocking a flow of radiant energy from the heat source to the semiconductor structure using a rotating blocking means.
Claim 6
Dependent Claim 39 words
The method as recited in claim 3 and wherein the film is optimally deposited over a narrow temperature range and the temperature of the semiconductor structure rapidly oscillates into and out of this temperature range with each thermal pulse.
Claim 7
Dependent Claim 29 words
The method as recited in claim 3 and wherein the rotating blocking means includes a cutout portion that directs radiant energy from the heat source to the semiconductor structure.
Claim 8
Dependent Claim 25 words
The method as recited in claim 4 and wherein the CVD method is used to fill vias of a semiconductor structure with a deposited metal.
Claim 9
Dependent Claim 20 words
The method as recited in claim 4 and wherein the recesses in the semiconductor structure are deep wells or channels.

References Cited (Backward Citations)

US4672414A Cited
US4632713A Cited
US5011789A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-07-12 1997-01-11 1997-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-07-12 2001-01-11 2001-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-07-12 2005-01-11 2005-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag