Abstract A write-back cache memory system is disclosed which includes a source of a sequence of memory addresses and a tag store coupled to the source of addresses and accessed by an index portion of said addresses, which produces information relating to the addresses. The write-back cache memory system also includes an error detector for detecting an error in the tag store information. Circuitry is included for reporting an error and saving the index which caused the error if an error is detected but no error has been previously detected. Comparing circuitry is included for comparing the index causing the current error to the previously saved address if an error is detected and an error has been previously detected; and if the address is not the same, then reporting a fatal error; otherwise, if the index is the same, then not reporting a fatal error.
A write-back cache memory system, including a source of a sequence of addresses, and a tag store, coupled to said source, and accessed by an index portion of said address, for producing information relating to said addresses, comprising: means for detecting an error in tag store information; means for reporting an error and saving the index which caused the error if an error is detected but no error has been previously detected; and means for comparing the index causing a current error to the previously saved address if an error is detected and an error has previously detected; and if the index is not the same, then reporting a fatal error; otherwise, if the index is the same, then not reporting a fatal error.
Claim 2
Dependent Claim
124 words
A write-back cache memory system, including a source of a sequence of addresses, and a tag store, coupled to said source, and accessed by an index portion of said address, for producing information relating to said addresses, comprising: means for detecting an error in tag store information; means for reporting an error and saving the index which caused the error if an error is detected but no error has been previously detected; and means for comparing the index causing a current error to the previously saved address if an error is detected and an error has previously detected; and if the index is not the same, then reporting a fatal error; otherwise, if the index is the same, then not reporting a fatal error.