← Back to Patent Explorer
US5222029A Expired / Lapsed US ⏱️ 0.0 years remaining

Bitwise implementation mechanism for a circuit design synthesis procedure

Assignee: Hewlett Packard Development Co LP
•
Filing: 1992-12-08
•
Granted: 1993-06-22
•
Expires: 2012-12-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a procedure for synthesizing circuit designs, a SYNTHESIZE command in a consequence portion of a rule can be used to control the creation of bit-level instances from a description of a more abstract instance whose interface consists of multi-bit signals. The `synthesize` command has a form that identifies multibit signal/part objects in the data base relative to the current multi-bit instance, which are then synthesized over the range of most-significant to least significant bit. A collection of rules, called macrorules are enclosed within a `synthesize` command. An iteration controlled by "current bit", ranging from least significant to most significant bit, ensues. At each step of the iteration, all macrorules are tested and applied if they are `true`. The macrorules can query whether the current bit is a function of the least or most significant bits. The macrorules can also establish connectivity to any signal bit relative to the current, the least significant or the most significant bit. Signals which represent numeric constants, are converted to the correct binary value for each bit of the bitwise synthesis. During this process, new signal names with bit subscripts are generated, if needed, and connections are made so that the resulting data base represents an electrically connected circuit.

Inventors

  • 👤 Donald F. Hooper
  • 👤 Snehamay Kundu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 11:16
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/327; Y; Y10; Y10S; Y10S707/00; Y10S707/99941; Y10S707/99943

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 176 words
A method of creating a plurality of bit-level model instances from higher level model instances for synthesizing circuit designs, the higher level model instances having at least one multi-bit port for receiving at least one multi-bit signal, the bit-level and higher level model instances being stored in a memory of a data processing system, the method comprising the steps of: selecting for execution in the data processing system a rule having a consequence portion containing a macrorule, the macrorule being executed by the data processing system over a selected one of the bits of the multi-bit signal received by the multi-bit port; executing in the data processing system a function of the selected macrorule for the selected one bit of the multi-bit signal in order to create a first one of the bit-level model instances; and repeating in the data processing system the steps of the selecting and executing the macrorule over a succeeding bit of the multi-bit signal using the preceding one of the bit level model instances to create a subsequent bit-level model instance.
Claim 2
Independent Claim 176 words
A method of creating a plurality of bit-level model instances from higher level model instances for synthesizing circuit designs, the higher level model instances having at least one multi-bit port for receiving at least one multi-bit signal, the bit-level and higher level model instances being stored in a memory of a data processing system, the method comprising the steps of: selecting for execution in the data processing system a rule having a consequence portion containing a macrorule, the macrorule being executed by the data processing system over a selected one of the bits of the multi-bit signal received by the multi-bit port; executing in the data processing system a function of the selected macrorule for the selected one bit of the multi-bit signal in order to create a first one of the bit-level model instances; and repeating in the data processing system the steps of the selecting and executing the macrorule over a succeeding bit of the multi-bit signal using the preceding one of the bit level model instances to create a subsequent bit-level model instance.
Claim 3
Dependent Claim 39 words
The method of creating a plurality of bit-level model instances according to claim 1 wherein the rule is stored in the data processing system in a rule table in said memory, said rule table having a plurality of rules.
Claim 4
Dependent Claim 45 words
The method of creating a plurality of bit-level model instances according to claim 1 wherein the step of repeating occurs over a number of iterations corresponding to a value of the most significant bit minus the least significant bit of the multi-bit signal plus one.
Claim 5
Independent Claim 195 words
A method of creating bit-level model instances from higher level model instances to synthesize circuit designs, the higher level model instances having at least one multi-bit port for receiving at least one multi-bit signal, the bit-level and higher level model instances being stored in a memory of a data processing system, the method comprising the steps of: selecting in the data processing system a rule, the rule having an antecedent portion and a consequence portion, the consequence portion containing a macrorule which is executed in said data processing system in accordance with one of the bits of the multi-bit signal received by the multi-bit port; determining in the data processing system whether a function of the macrorule should be executed in the data processing system for the selected one bit; executing in the data processing system each determined function to be executed of the selected macrorule for the selected one bit to create a bit-level model instance; and repeating in the data processing system the steps of selecting, determining, and executing the macrorule for each subsequent bit of the multi-bit signal using the preceding bit level model instance to create a succeeding bit-level model instance.
Claim 6
Independent Claim 195 words
A method of creating bit-level model instances from higher level model instances to synthesize circuit designs, the higher level model instances having at least one multi-bit port for receiving at least one multi-bit signal, the bit-level and higher level model instances being stored in a memory of a data processing system, the method comprising the steps of: selecting in the data processing system a rule, the rule having an antecedent portion and a consequence portion, the consequence portion containing a macrorule which is executed in said data processing system in accordance with one of the bits of the multi-bit signal received by the multi-bit port; determining in the data processing system whether a function of the macrorule should be executed in the data processing system for the selected one bit; executing in the data processing system each determined function to be executed of the selected macrorule for the selected one bit to create a bit-level model instance; and repeating in the data processing system the steps of selecting, determining, and executing the macrorule for each subsequent bit of the multi-bit signal using the preceding bit level model instance to create a succeeding bit-level model instance.
Claim 7
Dependent Claim 63 words
The method of creating bit-level model instances from higher level model instances to synthesize circuit designs according to claim 4 wherein the rule is stored in the data processing system in a rule table having a plurality of rules and the rule table is stored in the memory of the data processing system in a rule base having a plurality of rule tables.
Claim 8
Dependent Claim 51 words
The method of creating bit-level model instances from higher level model instances to synthesize circuit designs according to claim 4 wherein the step of repeating occurs over a number of iterations corresponding to a value of the most significant bit minus the least significant bit of the multi-bit signal plus one.
Claim 9
Dependent Claim 29 words
The method of creating bit-level model instances from higher level model instances to synthesize circuit designs according to claim 4 wherein the antecedent portion of the rule is ignored.

References Cited (Backward Citations)

GB1445914A Cited
UST935003I4 Cited
US4386403A Cited
US4377849A Cited
US4510616A Cited
US4613940A Cited
US4584653A Cited
US4554631A Cited
EP0168650A2 Cited
US4703435A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-06-21 1996-12-21 1997-06-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-06-21 2000-12-21 2001-06-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-06-21 2004-12-21 2005-06-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag