US5212626A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic packaging and cooling system using superconductors for power distribution
Assignee: International Business Machines Corp
•
Filing: 1990-11-09
•
Granted: 1993-05-18
•
Expires: 2010-11-09
Abstract
Abstract A board containing plural superconducting power planes, one for each required potential level, is used to distribute power to one or more semiconductor logic chips which, together with the board, are immersed in liquid nitrogen. Each chip is coupled thermally to a heat exchanger and is coupled electrically to the board through leads that minimize heat transfer from the chip to the board.
Inventors
- 👤 David F. Bell
- 👤 Bruno R. Pagnani
- 👤 James R. Warnot, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 22:47
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/66; H10W70/668; H10W40/00; H10W40/30; H10W40/305; Y; Y10; Y10S; Y10S505/00; Y10S505/70
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
176 words
An electronic packaging system comprising: a sealed enclosure containing an internal cavity; cooling means for maintaining a temperature within said internal cavity below a critical superconductive temperature, said cooling means connected to said sealed enclosure; an interconnection board having at least one power plane, said power plane comprising a material that is superconductive below said critical superconductive temperature, said interconnection board disposed within said internal cavity of said sealed enclosure; at least one power supply bus connected to said at least one power plane, said at least one power supply bus extending through a sealed opening in said sealed enclosure and supplying an electrical potential to said at least one power plane; at least one semiconductor logic chip; mounting means mounting said logic chip in said cavity in a position offset from said interconnection board, said mounting means electrically connecting said power plane of said interconnection board to said logic chip; and thermal isolation means connected between said chip and said interconnection board for preventing heat transfer from said semiconductor logic chip to said interconnection board.
Claim 2
Dependent Claim
176 words
An electronic packaging system comprising: a sealed enclosure containing an internal cavity; cooling means for maintaining a temperature within said internal cavity below a critical superconductive temperature, said cooling means connected to said sealed enclosure; an interconnection board having at least one power plane, said power plane comprising a material that is superconductive below said critical superconductive temperature, said interconnection board disposed within said internal cavity of said sealed enclosure; at least one power supply bus connected to said at least one power plane, said at least one power supply bus extending through a sealed opening in said sealed enclosure and supplying an electrical potential to said at least one power plane; at least one semiconductor logic chip; mounting means mounting said logic chip in said cavity in a position offset from said interconnection board, said mounting means electrically connecting said power plane of said interconnection board to said logic chip; and thermal isolation means connected between said chip and said interconnection board for preventing heat transfer from said semiconductor logic chip to said interconnection board.
Claim 3
Dependent Claim
48 words
The packaging system of claim 1 wherein said thermal isolation means comprises heat exchange means for dissipating heat generated by said semiconductor logic chip, said heat exchange means being thermally bonded to said logic chip so that it is disposed between said logic chip and said interconnection board.
Claim 4
Dependent Claim
51 words
The system of claim 1 in which said interconnection board contains a plurality of parallel power planes, each comprising a material that is superconductive below said superconductive temperature, said system further comprising a plurality of power busses, each of said power busses supplying a different potential to each of said planes.
Claim 5
Dependent Claim
43 words
The system of claim 1 wherein said mounting means comprises: a substrate to which said chip is thermally bonded; flip-chip wire bonds electrically connecting said semiconductor logic chip to said substrate; and flat pack leads electrically connecting said substrate to said interconnection board.
Claim 6
Dependent Claim
18 words
The system of claim 1 wherein said thermal isolation means comprises a polymer encapsulating said semiconductor logic chip.
Claim 7
Dependent Claim
11 words
The system of claim 5 wherein said polymer is an epoxy.
Claim 8
Dependent Claim
25 words
The system recited in claim 4 wherein there are a plurality of additional chips, each of said chips being thermally bonded to an additional substrate.
Claim 9
Dependent Claim
24 words
The system recited in claim 4 wherein there are a plurality of additional chips, each of said chips being thermally bonded to said substrate.
References Cited (Backward Citations)
US4138692A
Cited
US4809135A
Cited
US4960751A
Cited
DE3812662A1
Cited
EP0292125A1
Cited
US4954480A
Cited
US4805420A
Cited
EP0367630A1
Cited
US4980754A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-05-17 | 1996-11-16 | 1997-05-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-05-17 | 2000-11-16 | 2001-05-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-05-17 | 2004-11-16 | 2005-05-18 | $7700.00 | Window Closed / Lapsed |