Patent US5204645A successfully refreshed from Google Patents.
US5204645A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit configuration for range switching in tuners
Assignee: Infineon Technologies AG
•
Filing: 1991-05-20
•
Granted: 1993-04-20
•
Expires: 2011-05-20
Abstract
Abstract A circuit configuration for range switching in tuners having at least two ranges includes at least two preselector stages each being assigned to a respective tuner range. Each of the preselector stages is connected between a supply potential terminal and a reference potential terminal. Each of the preselector stages has an input terminal, an output terminal and an MOS tetrode with a source terminal. A switchgear has switch outputs to be connected to the reference potential terminal for activating each of the MOS tetrodes. At least one resistor is connected between the source terminal of at least one of the MOS tetrodes and at least one of the switch outputs.
Inventors
- 👤 Henning Hohmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 13:35
CPC Classifications
H; H03; H03J; H03J5/00; H03J5/24; H03J5/242; H03J5/244
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
111 words
A circuit configuration for range switching in tuners having at least two ranges, comprising at least two preselector stages each being assigned to a respective tuner range, each of said preselector stages being connected between a supply potential terminal and a reference potential terminal, and each of said preselector stages having an input terminal, an output terminal and an MOS tetrode with a source terminal; a switchgear having switch outputs to be connected to the reference potential terminal for activating each of said MOS tetrodes; and at least one resistor connected between the source terminal of at least one of said MOS tetrodes and at least one of said switch outputs.
Claim 2
Dependent Claim
111 words
A circuit configuration for range switching in tuners having at least two ranges, comprising at least two preselector stages each being assigned to a respective tuner range, each of said preselector stages being connected between a supply potential terminal and a reference potential terminal, and each of said preselector stages having an input terminal, an output terminal and an MOS tetrode with a source terminal; a switchgear having switch outputs to be connected to the reference potential terminal for activating each of said MOS tetrodes; and at least one resistor connected between the source terminal of at least one of said MOS tetrodes and at least one of said switch outputs.
Claim 3
Dependent Claim
122 words
The circuit configuration according to claim 1, wherein said MOS tetrodes have first and second gate terminals, and at least one of said preselector stages has a first voltage divider being connected between the supply potential terminal and the reference potential terminal with a connecting point connected to the source terminal, and a second voltage divider being connected between the supply potential terminal and the reference potential terminal with a connecting point connected to the first gate terminal, said first and second voltage dividers providing a negative voltage at the source terminal being high enough to pinch off a channel forming in said MOS tetrode and remaining below a response threshold of protective diodes connected to the first and second gate terminals.
Claim 4
Dependent Claim
123 words
The circuit configuration according to claim 2, including a switch diode having an anode and a cathode, the cathode of said switch diode being connected to the input terminal of said at least one preselector stage, a resistor having a high impedance in comparison with the input impedance of said at least one preselector stage being connected between the cathode of said switch diode and one of said switch outputs of said switchgear, a third voltage divider being connected between the supply potential terminal and the reference potential terminal with a connecting point connected to the anode of said switch diode, a terminal for supplying an HF signal, and a coupling element connected between the anode of said switch diode and said terminal.
Claim 5
Dependent Claim
14 words
The circuit configuration according to claim 1, wherein said switchgear is an integrated circuit.
Claim 6
Dependent Claim
23 words
The circuit configuration according to claim 4, wherein said integrated circuit has all of the stages necessary for frequency setting and range switching.
Claim 7
Dependent Claim
37 words
The circuit configuration according to claim 1, wherein said at least one resistor connected to the source terminal of said MOS tetrode is dimensioned for establishing an operating point of said MOS tetrode intended for optimal amplification.
References Cited (Backward Citations)
US4048598A
Cited
US4461038A
Cited
US4590612A
Cited
US4442548A
Cited
US4823099A
Cited
EP0299578A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-04-19 | 1996-10-19 | 1997-04-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-04-19 | 2000-10-19 | 2001-04-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-04-19 | 2004-10-19 | 2005-04-20 | $7700.00 | Window Closed / Lapsed |