Patent US2213740A successfully refreshed from Google Patents.
Patent US5202592A successfully refreshed from Google Patents.
US5202592A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic device
Assignee: Kawasaki Microelectronics Inc
•
Filing: 1990-12-07
•
Granted: 1993-04-13
•
Expires: 2010-12-07
Abstract
Abstract In selectors 21 0 -21 3 two pull-up switching elements 40-40 3 , 42 0 -42 3 , the elements being connected in series to each other in each selector, are additionally provided instead of a don't care-setting two-input NAND gate, for connecting or disconnecting connection lines of outputs of positive logic switching elements 24 0 -24 3 and those of negative logic switching elements 23 0 -23 3 with or from a power supply line Vdd. First memory cells M 00 -M 30 control on-off states of negative logic switching elements 23 0 -23 3 and ones 40 0 -40 3 of pull-up switching elements, and second memory cells M 01 -M 31 control on-off states of positive logic switching elements 24 0 -24 3 and the others 42 1 -42 3 of the pull-up switching elements. Thus, use of a prior art two-input NAND gate is eliminated and hence the number of transistors is reduced.
Inventors
- 👤 Masato Yoneda
- 👤 Hisaya Keida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 22:37
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17748; H03K19/1776; H03K19/1733; H03K19/1735; H03K19/1736; H03K19/17704; H03K19/17724; H03K19/17728; H03K19/1778; H03K19/17792
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
263 words
A programmable logic device, comprising at least one logic circuit, each logic circuit comprising a coincidence detector and a plurality of input signal selectors connected to the coincidence detector, each of the plurality of selectors having an input signal having a logic level, and selectively outputting an output signal to the coincidence detector, each of the plurality of selectors comprising: an inverter for inverting the logic level of the input signal and outputting an inverted signal in parallel to the input signal; a non-inverted switching element for selectively outputting the input signal to a common output line in response to a first memory signal; an inverted switching element for selectively outputting the inverted signal to the common output line in response to a second memory signal; a first memory cell for outputting the first memory signal; a second memory cell for outputting the second memory signal, wherein at least one of the plurality of selectors further comprises a first switching element and a second switching element, connected in series between an input terminal having a predetermined signal and the common output line, for selectively outputting as the output signal one of the predetermined signal, the input signal and the inverted signal in response to the first and second memory signals; and means for forcing, when one of the first and second memory cells outputs its memory signal having one of a high logic level and a low logic level, the other of the first and second memory cells to output its memory signal having the other of the high and low logic levels.
Claim 2
Dependent Claim
263 words
A programmable logic device, comprising at least one logic circuit, each logic circuit comprising a coincidence detector and a plurality of input signal selectors connected to the coincidence detector, each of the plurality of selectors having an input signal having a logic level, and selectively outputting an output signal to the coincidence detector, each of the plurality of selectors comprising: an inverter for inverting the logic level of the input signal and outputting an inverted signal in parallel to the input signal; a non-inverted switching element for selectively outputting the input signal to a common output line in response to a first memory signal; an inverted switching element for selectively outputting the inverted signal to the common output line in response to a second memory signal; a first memory cell for outputting the first memory signal; a second memory cell for outputting the second memory signal, wherein at least one of the plurality of selectors further comprises a first switching element and a second switching element, connected in series between an input terminal having a predetermined signal and the common output line, for selectively outputting as the output signal one of the predetermined signal, the input signal and the inverted signal in response to the first and second memory signals; and means for forcing, when one of the first and second memory cells outputs its memory signal having one of a high logic level and a low logic level, the other of the first and second memory cells to output its memory signal having the other of the high and low logic levels.
Claim 3
Dependent Claim
19 words
The programmable logic device of claim 1, wherein the first and second switching elements are p channel MOS transistors.
Claim 4
Dependent Claim
27 words
The programmable logic device of claim 1, wherein the predetermined signal is one of a predetermined high logic level signal and a predetermined low logic level signal.
Claim 5
Dependent Claim
40 words
The programmable logic device of claim 3, wherein the input terminal is connected to one of a power supply line to provide the predetermined high logic level signal and a ground line to provide the predetermined low logic level signal.
Claim 6
Dependent Claim
44 words
The programmable logic device of claim 1, wherein the coincidence detector is a first AND gate having a plurality of inputs equal to the plurality of selectors, for outputting as a coincidence signal a product of the output signals of the plurality of selectors.
Claim 7
Dependent Claim
53 words
The programmable logic device of claim 5, further comprising at least one second AND gate for outputting a logical product of the coincidence signals from the at least one logic circuits; and at least one OR gate, for outputting a logical sum of the coincidence signals from the at least one logic circuits.
Claim 8
Dependent Claim
328 words
A programmable logic device, comprising at least one logic circuit, each logic circuit comprising a coincidence detector and a plurality of input signal selectors connected to the coincidence detector, each of the plurality of selectors having an input signal having a logic level, and selectively outputting an output signal to the coincidence detector, each of the plurality of selectors comprising: an inverter for inverting the logic level of the input signal and outputting an inverted signal in parallel to the input signal; a non-inverted switching element for selectively outputting the input signal to a common output line in response to a first memory signal; an inverted switching element for selectively outputting the inverted signal to the common output line in response to a second memory signal; a first memory cell for outputting the first memory signal; and a second memory cell for outputting the second memory signal, wherein at least one of the plurality of selectors further comprises a first switching element and a second switching element, connected in series between a high logic level signal line and the common output line for selectively outputting as an intermediate signal one of a high logic level signal, the input signal and the inverted signal in response to the first and second memory signals, a third switching element connected in series between the second switching element and the common output line for selectively outputting as the output signal the intermediate signal in response to a third memory signal, a fourth switching element connected between a low logic level signal line and the common output line for selectively outputting as the output signal a low logic level signal in response to a third memory signal, and a third memory cell for outputting the third memory signal, such that when the third memory signal has a high logic level, the fourth switching element is selected, and when the third memory signal has a low logic level, the third switching element is selected.
Claim 9
Dependent Claim
328 words
A programmable logic device, comprising at least one logic circuit, each logic circuit comprising a coincidence detector and a plurality of input signal selectors connected to the coincidence detector, each of the plurality of selectors having an input signal having a logic level, and selectively outputting an output signal to the coincidence detector, each of the plurality of selectors comprising: an inverter for inverting the logic level of the input signal and outputting an inverted signal in parallel to the input signal; a non-inverted switching element for selectively outputting the input signal to a common output line in response to a first memory signal; an inverted switching element for selectively outputting the inverted signal to the common output line in response to a second memory signal; a first memory cell for outputting the first memory signal; and a second memory cell for outputting the second memory signal, wherein at least one of the plurality of selectors further comprises a first switching element and a second switching element, connected in series between a high logic level signal line and the common output line for selectively outputting as an intermediate signal one of a high logic level signal, the input signal and the inverted signal in response to the first and second memory signals, a third switching element connected in series between the second switching element and the common output line for selectively outputting as the output signal the intermediate signal in response to a third memory signal, a fourth switching element connected between a low logic level signal line and the common output line for selectively outputting as the output signal a low logic level signal in response to a third memory signal, and a third memory cell for outputting the third memory signal, such that when the third memory signal has a high logic level, the fourth switching element is selected, and when the third memory signal has a low logic level, the third switching element is selected.
Claim 10
Dependent Claim
68 words
The programmable logic device of claim 7, wherein each of the plurality of selectors further comprises means for forcing, when one of the first and second memory cells outputs its memory signal having one of a high logic level and a low logic level, the other of the first and second memory cells to output its memory signal having the other of the high and low logic levels.
Claim 11
Dependent Claim
29 words
The programmable logic device of claim 7, wherein the first, second and third switching elements are p channel transistors and the fourth switching element is an n channel transistor.
Claim 12
Dependent Claim
30 words
The programmable logic device of claim 7, wherein the high logic level signal line is a power supply line, and the low logic level signal line is a ground line.
Claim 13
Dependent Claim
44 words
The programmable logic device of claim 7, wherein the coincidence detector is a first AND gate having a plurality of inputs equal to the plurality of selectors, for outputting as a coincidence signal a product of the output signals of the plurality of selectors.
Claim 14
Dependent Claim
53 words
The programmable logic device of claim 11, further comprising at least one second AND gate for outputting a logical product of the coincidence signals from the at least one logic circuit; and at least one OR gate, for outputting a logical sum of the coincidence signals from the at least one logic circuit.
Claim 15
Dependent Claim
242 words
A programmable logic device, comprising at least one logic circuit, each logic circuit comprising a coincidence detector and a plurality of input signal selectors connected to the coincidence detector, each of the plurality of selectors having an input signal having a logic level, and selectively outputting an output signal to the coincidence detector, each of the plurality of selectors comprising: an inverter for inverting the logic level of the input signal and outputting an inverted signal in parallel to the input signal; a non-inverted switching element for selectively outputting the input signal to a common output line in response to a first memory signal; an inverted switching element for selectively outputting the inverted signal to the common output line in response to a second memory signal; a first memory cell for outputting the first memory signal; and a second memory cell for outputting the second memory signal, wherein at least one of the plurality of selectors further comprises a first switching element and a second switching element connected in series between a high logic level signal line and the common output line, and a third switching element and a fourth switching element connected in series between a low logic level signal line and the common output line, for selectively outputting as the output signal one of a high logic level signal, a low logic level signal, the input signal and the inverted signal in response to the first and second memory signals.
Claim 16
Dependent Claim
242 words
A programmable logic device, comprising at least one logic circuit, each logic circuit comprising a coincidence detector and a plurality of input signal selectors connected to the coincidence detector, each of the plurality of selectors having an input signal having a logic level, and selectively outputting an output signal to the coincidence detector, each of the plurality of selectors comprising: an inverter for inverting the logic level of the input signal and outputting an inverted signal in parallel to the input signal; a non-inverted switching element for selectively outputting the input signal to a common output line in response to a first memory signal; an inverted switching element for selectively outputting the inverted signal to the common output line in response to a second memory signal; a first memory cell for outputting the first memory signal; and a second memory cell for outputting the second memory signal, wherein at least one of the plurality of selectors further comprises a first switching element and a second switching element connected in series between a high logic level signal line and the common output line, and a third switching element and a fourth switching element connected in series between a low logic level signal line and the common output line, for selectively outputting as the output signal one of a high logic level signal, a low logic level signal, the input signal and the inverted signal in response to the first and second memory signals.
Claim 17
Dependent Claim
68 words
The programmable logic device of claim 13, wherein each of the plurality of selectors further comprises means for forcing, when one of the first and second memory cells outputs its memory signal having one of a high logic level and a low logic level, the other of the first and second memory cells to output its memory signal having the other of the high and low logic levels.
Claim 18
Dependent Claim
29 words
The programmable logic device of claim 13, wherein the first and second switching elements are p channel transistors and the third and fourth switching elements are n channel transistors.
Claim 19
Dependent Claim
30 words
The programmable logic device of claim 13, wherein the high logic level signal line is a power supply line, and the low logic level signal line is a ground line.
Claim 20
Dependent Claim
44 words
The programmable logic device of claim 13, wherein the coincidence detector is a first AND gate having a plurality of inputs equal to the plurality of selectors, for outputting as a coincidence signal a product of the output signals of the plurality of selectors.
Claim 21
Dependent Claim
53 words
The programmable logic device of claim 13, further comprising at least one second AND gate for outputting a logical product of the coincidence signals from the at least one logic circuit; and at least one OR gate, for outputting a logical sum of the coincidence signals from the at least one logic circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-04-12 | 1996-10-12 | 1997-04-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-04-12 | 2000-10-12 | 2001-04-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-04-12 | 2004-10-12 | 2005-04-13 | $7700.00 | Window Closed / Lapsed |