Patent US5196851A successfully refreshed from Google Patents.
US5196851A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Linearizing non-linear analog-to-digital process and circuit
Assignee: Samsung Electronics Co Ltd
•
Filing: 1991-05-24
•
Granted: 1993-03-23
•
Expires: 2011-05-24
Abstract
Abstract A circuit for linearizing analog-to-digital output is shown in FIG. 2, with an analog signal V i transmitted by input circuit 10 is applied to an input port of an analog-to-digital converter 12 controlled by a sampling signal V s , to provide digital data V d on an "N" bit data bus 14. An analog-to-digital linearizing memory 16 storing a look-up table of digital values, is coupled to bus 14 to receive the digital data V d , and to respond to the digital data V d by providing true linear digital values from the look-up table to digital data processing system DSP 20 via an "N" bit data bus 18. A microprocessor 22 is temporarily coupled between the output port of converter 12 and the input port of memory 16 via bus 14, to serve as a switch between bus 14 and a programming memory 24 containing a table of true linear digital values V t . A known test signal is applied to input circuit 10, and true linear digital values V t stored in programming memory 24, are then read into linearizing memory 16 to provide an accurate and reliable relation to a characteristic such as the amplitude of each step of the known test signal over the entire range of the known test signal.
Inventors
- 👤 Chandrakant B. Patel
- 👤 Thomas Meyer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 15:13
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/10; H03M1/1009; H03M1/1033; H03M1/1038; H03M1/1042; H03M1/12
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
187 words
An analog-to-digital converter, comprising: converter means for converting amplitudes of a plurality of corresponding successive intervals of an analog signal into first digital values representative of said successive intervals of said analog signal, said converting means being of a substantially linear type in which the change in amplitude over each successive interval is substantially similar to each of the changes in amplitude over each of the other of those successive intervals and said first digital values are numbers that change in their lease significant place when said analog signal goes from one of said successive intervals to the adjoining one; and storage means for storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of distinct addresses corresponding to specific ones of said plurality of first digital values, said plurality of second digital values extending over a range and exhibiting a linear relation over said range to said amplitudes of said analog signal, and for responding to reception of said first digital values by addressing said linear values stored at corresponding ones of said plurality of distinct address.
Claim 2
Dependent Claim
187 words
An analog-to-digital converter, comprising: converter means for converting amplitudes of a plurality of corresponding successive intervals of an analog signal into first digital values representative of said successive intervals of said analog signal, said converting means being of a substantially linear type in which the change in amplitude over each successive interval is substantially similar to each of the changes in amplitude over each of the other of those successive intervals and said first digital values are numbers that change in their lease significant place when said analog signal goes from one of said successive intervals to the adjoining one; and storage means for storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of distinct addresses corresponding to specific ones of said plurality of first digital values, said plurality of second digital values extending over a range and exhibiting a linear relation over said range to said amplitudes of said analog signal, and for responding to reception of said first digital values by addressing said linear values stored at corresponding ones of said plurality of distinct address.
Claim 3
Dependent Claim
101 words
The converter of claim 1, further comprising: means for applying during at least one selected time, directly and without compression to said converting means as said analog signal, a test signal successively exhibiting values of said amplitude corresponding to specific ones of said plurality of first digital values: means for providing for each successively exhibited value of said amplitude in said test signal, a corresponding one of said plurality of second digital values; and means operable during each said selected time for reading said plurality of second digital values into said storage means at addresses corresponding to said first digital values.
Claim 4
Dependent Claim
128 words
An analog-to-digital converter, comprising: converting means for converting a substantially linear characteristic consisting of a plurality of successive equal intervals of an analog signal into first digital values representative of said successive intervals of said analog signal; and storing means coupled to said converting means to receive said first digital values, for storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of second digital values extending over a range and exhibiting a linear relation over said range to said characteristic of said analog signal as applied directly without compression to said converting means, and for responding to reception of said first digital values by providing said linear values stored at corresponding ones of said plurality of distinct addresses.
Claim 5
Dependent Claim
128 words
An analog-to-digital converter, comprising: converting means for converting a substantially linear characteristic consisting of a plurality of successive equal intervals of an analog signal into first digital values representative of said successive intervals of said analog signal; and storing means coupled to said converting means to receive said first digital values, for storing a plurality of second digital values at different corresponding ones of a plurality of distinct addresses, said plurality of second digital values extending over a range and exhibiting a linear relation over said range to said characteristic of said analog signal as applied directly without compression to said converting means, and for responding to reception of said first digital values by providing said linear values stored at corresponding ones of said plurality of distinct addresses.
Claim 6
Dependent Claim
101 words
The converter of claim 3, further comprising: means for applying during at least one selected time, directly and without compression to said converting means as said analog signal, a test signal successively exhibiting values of said amplitude corresponding to specific ones of said plurality of first digital values; means for providing for each successively exhibited value of said amplitude in said test signal, a corresponding one of said plurality of second digital values; and means operable during each said selected time for reading said plurality of second digital values into said storage means at addressed corresponding to said first digital values.
Claim 7
Dependent Claim
47 words
The converter of claim 4 wherein at times other than said selected times said converting means responds to the amplitude of said analog signal in accordance with said characteristic, by converting successive samples of said amplitude into digital words, each having one of said first digital values.
Claim 8
Dependent Claim
40 words
The converter of claim 3 wherein said converter means responds to the amplitude of said analog signal in accordance with said characteristic, by converting successive samples of said amplitude into digital words, each having one of said first digital values.
Claim 9
Independent Claim
231 words
A method for linearizing an analog-to-digital converter responding to any analog input signal applied thereto to generate digital output signal substantially linearly related to that said analog input signal, said method using a random access memory, said method comprising the steps of: initially, in a procedure to write said random access memory simultaneously supplying a prescribed test signal comprising successive samples of differing levels directly to said analog-to-digital converter as said analog input signal thereto, supplying to said random access memory as write input data a digital number linearly related to the level of each sample currently supplied to said analog-to-digital converter as said analog input signal thereto, and conditioning said random access memory to store write input data supplied thereto at locations addressed by the digital output signal of said analog-to-digital converter generated responsive to the successive samples of differing levels in said prescribed test signal, while addressing said random access memory with the digital output signal of said analog-to-digital converter; and thereafter, in a procedure to read from said random access memory a linearized digital response to analog input signal other than said prescribed test signal, supplying said other analog input signal to said analog-to-digital converter, and conditioning said random access memory to read the contents stored in addressed said locations thereof, while continuing to address said random access memory with the digital output signal of said analog-to-digital converter.
Claim 10
Independent Claim
231 words
A method for linearizing an analog-to-digital converter responding to any analog input signal applied thereto to generate digital output signal substantially linearly related to that said analog input signal, said method using a random access memory, said method comprising the steps of: initially, in a procedure to write said random access memory simultaneously supplying a prescribed test signal comprising successive samples of differing levels directly to said analog-to-digital converter as said analog input signal thereto, supplying to said random access memory as write input data a digital number linearly related to the level of each sample currently supplied to said analog-to-digital converter as said analog input signal thereto, and conditioning said random access memory to store write input data supplied thereto at locations addressed by the digital output signal of said analog-to-digital converter generated responsive to the successive samples of differing levels in said prescribed test signal, while addressing said random access memory with the digital output signal of said analog-to-digital converter; and thereafter, in a procedure to read from said random access memory a linearized digital response to analog input signal other than said prescribed test signal, supplying said other analog input signal to said analog-to-digital converter, and conditioning said random access memory to read the contents stored in addressed said locations thereof, while continuing to address said random access memory with the digital output signal of said analog-to-digital converter.
References Cited (Backward Citations)
US4764751A
Cited
US5047769A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-03-22 | 1996-09-21 | 1997-03-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-03-22 | 2000-09-21 | 2001-03-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-03-22 | 2004-09-21 | 2005-03-23 | $7700.00 | Window Closed / Lapsed |