US5179560A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for decoding bch code for correcting complex error
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-12-04
•
Granted: 1993-01-12
•
Expires: 2009-12-04
Abstract
Abstract An apparatus for decoding a received BCH code signal for correcting a combined complex error is disclosed which includes a syndrome generating circuit for generating two n-bit syndromes corresponding to the received signal, a syndrome converting circuit for converting the two n-bit syndromes to a 2n-bit syndrome, a random error correcting circuit, a burst error correcting circuit, two combining circuits and output selecting circuit. The random error correcting circuit receives input as the two n-bit syndromes and outputs a random error correction signal to one of the combining circuits and the burst error correcting circuit receives as input the 2n-bit syndrome and outputs a burst error correction signal to the other of the combining circuits. The combining circuits combine the correction signals with the received BCH code signal. The output selecting circuit selectively outputs one of the combined signals from the combining circuits in accordance with the decoding conditions of the error correcting circuits and the result of a comparison between the decoded and error-corrected signals from the combining circuits.
Inventors
- 👤 Atsuhiro Yamagishi
- 👤 Touru Inoue
- 👤 Tokumichi Murakami
- 👤 Kohtaro Asai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 09:35
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13; H03M13/17
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
250 words
An apparatus for decoding a received BCH code signal on a communication path for correcting complex error comprising; a syndrome generating circuit for generating two syndromes for correcting a random error of said BCH code signal; a first unit for correcting a random error of said BCH code signal by using decoding means, said first unit being connected to said syndrome generating circuit to receive and use the two syndromes in correcting the random error; a syndrome converting circuit, connected to said syndrome generating circuit, for converting said two syndromes into a single converted syndrome; a second unit for correcting a burst error of said BCH code signal by using decoding means, said second unit being connected to said syndrome generating circuit to receive and use the converted syndrome in correcting the burst error; and a third unit connected to said first and second units for deciding which output signal of said first or second unit is to be selectively output in response to the condition of the communication path, said third unit including; means for grasping the condition of the communication path, said means connected to the first and second units to received decoded output signals from said first and second units wherein the output signals are used to grasp the condition of the communication path; and means for judging the condition of the communication path as obtained by the means for grasping to determine which output signal of said first and second units is to be selectively output.
Claim 2
Independent Claim
250 words
An apparatus for decoding a received BCH code signal on a communication path for correcting complex error comprising; a syndrome generating circuit for generating two syndromes for correcting a random error of said BCH code signal; a first unit for correcting a random error of said BCH code signal by using decoding means, said first unit being connected to said syndrome generating circuit to receive and use the two syndromes in correcting the random error; a syndrome converting circuit, connected to said syndrome generating circuit, for converting said two syndromes into a single converted syndrome; a second unit for correcting a burst error of said BCH code signal by using decoding means, said second unit being connected to said syndrome generating circuit to receive and use the converted syndrome in correcting the burst error; and a third unit connected to said first and second units for deciding which output signal of said first or second unit is to be selectively output in response to the condition of the communication path, said third unit including; means for grasping the condition of the communication path, said means connected to the first and second units to received decoded output signals from said first and second units wherein the output signals are used to grasp the condition of the communication path; and means for judging the condition of the communication path as obtained by the means for grasping to determine which output signal of said first and second units is to be selectively output.
Claim 3
Dependent Claim
67 words
An apparatus according to claim 1, wherein said first unit comprises; random error correcting means for calculating a true random error position of said received BCH code signal in accordance with said syndromes and outputting a random error correction signal; and first combining means for combining said random error correction signal with said received BCH code signal, thereby a random error corrected BCH code signal is output.
Claim 4
Dependent Claim
102 words
An apparatus according to claim 2, wherein said random error correcting means comprises: means for converting said patterns of said syndromes generated by said syndrome generating circuit to an exponential expression with primitive elements; means for normalizing said converted exponential expression with an integer operation of modulo 2 n -1 so as to obtain an error position polynomial; means for looking up a table storing pre-calculated roots of said error position polynomial and for obtaining a normalized error position; and means for calculating said true random error position based on said obtained normalized error position to output said random error correction signal.
Claim 5
Dependent Claim
68 words
An apparatus according to claim 2, wherein said second unit comprises: burst error correcting means for calculating a true burst error position of said received BCH code signal in accordance with said 2n-bit syndrome and outputting a burst error correction signal; and second combining means for combining said burst error correction signal to said received BCH code signal, thereby a burst error corrected BCH code signal is output.
Claim 6
Dependent Claim
38 words
An apparatus according to claim 4, wherein said random error correcting means includes first detecting means for detecting an uncorrectable random error and said burst error correcting means includes second detecting means for detecting an uncorrectable burst error.
Claim 7
Dependent Claim
79 words
An apparatus according to claim 5, wherein said third unit comprises: switching means for selectively outputting one of the outputs from said first and second combining means; third detecting means for detecting whether or not said outputs from said first and second combining means are the same; and control means connected to said first and second detecting means of said first and second unit and said third detecting means, for outputting a switching control signal to said switching means.
Claim 8
Dependent Claim
44 words
An apparatus according to claim 4, wherein said burst error correcting means comprises 2n-bit linear feedback shift register means which inputs said 2n-bit syndrome and trapping detecting means for detecting a burst error pattern of said registered 2n-bit syndrome by means of zero detection.
Claim 9
Dependent Claim
41 words
An apparatus according to claim 4 further comprising delay means for holding said received BCH code signal till said random and burst error correcting means output said random and burst error correction signal and thereafter outputting said received BCH code signal.
References Cited (Backward Citations)
US3078443A
Cited
US3411135A
Cited
US3544963A
Cited
US4397022A
Cited
US4592054A
Cited
GB2131253A
Cited
GB2136248A
Cited
US4618955A
Cited
US4646303A
Cited
US4764927A
Cited
US4868828A
Cited
US4849975A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-01-12 | 1996-07-13 | 1997-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-01-12 | 2000-07-13 | 2001-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-01-12 | 2004-07-13 | 2005-01-12 | $7700.00 | Window Closed / Lapsed |