Patent US5316878A successfully refreshed from Google Patents.
Patent US5172212A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5172212A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor having an improved electrode pad

Assignee: Toshiba Corp
•
Filing: 1991-07-17
•
Granted: 1992-12-15
•
Expires: 2011-07-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device is provided with a semiconductor substrate, an oxide film formed on the surface of the semiconductor substrate, an electrode pad formed on a region arbitrarily limited to the surface of this oxide layer, an insulation protection film that is laminated and formed on a peripheral portion of the electrode pad and the surface of the oxide layer where a central portion of this electrode pad is exposed, and a metal barrier film that is formed by covering the surface of a central exposed portion of the electrode pad, to prevent the corrosion of an electrode surface when wires are bonded and the electrode pad and wires are connected. This semiconductor device is manufactured by a method including a step of forming an electrode pad on an oxide film, a step of laminating an insulation protection film on the electrode pad and the oxidation film and of implementing patterning by a resist film onto the insulation protection film and for the selective removal of the insulation protection film so that an opening is made in the insulation protection film in a portion on the electrode pad, a step of laminating a metal barrier film on the electrode pad and the resist film, and a step of removing the resist film so that a portion of the resist film in the metal barrier film is removed.

Inventors

  • 👤 Isao Baba

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 16:07
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/425; H10W72/00; H10W72/01; H10W72/012; H10W72/01204; H10W72/071; H10W72/075; H10W72/07551; H10W72/07555; H10W72/20; H10W72/251; H10W72/29; H10W72/50; H10W72/531; H10W72/536; H10W72/551; H10W72/552; H10W72/5522; H10W72/5528; H10W72/59; H10W72/90; H10W72/921; H10W72/923; H10W72/951; H10W72/952; H10W72/981; H10W72/983

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 130 words
A semiconductor device, comprising: a semiconductor substrate having a plate shape; an oxide layer formed on the plate surface of said semiconductor substrate; an electrode pad formed on a predetermined region arbitrarily limited to the surface on said oxide layer; an insulation protection film that is laminated and formed on a peripheral portion of said electrode pad and the surface of said oxide layer such that a central portion of said electrode pad is exposed; a metal barrier film covering the surface of said exposed central portion of said electrode pad to prevent corrosion of an electrode surface when wire is bonded to connect said electrode pad and wire and a gold wire having a ball portion which is connected through said barrier film to said electrode pad by bonding.
Claim 2
Dependent Claim 130 words
A semiconductor device, comprising: a semiconductor substrate having a plate shape; an oxide layer formed on the plate surface of said semiconductor substrate; an electrode pad formed on a predetermined region arbitrarily limited to the surface on said oxide layer; an insulation protection film that is laminated and formed on a peripheral portion of said electrode pad and the surface of said oxide layer such that a central portion of said electrode pad is exposed; a metal barrier film covering the surface of said exposed central portion of said electrode pad to prevent corrosion of an electrode surface when wire is bonded to connect said electrode pad and wire and a gold wire having a ball portion which is connected through said barrier film to said electrode pad by bonding.
Claim 3
Dependent Claim 36 words
The semiconductor device of claim 1, additionally provided with: an alloy layer for connecting said wire to said electrode pad, said alloy layer being comprised of a gold-aluminum (Au-Al) alloy that connects said wire and pad.
Claim 4
Dependent Claim 47 words
The semiconductor device of claim 1, wherein said opening portion which is formed in a passivation film as said insulation protection film, has a patterning photoresist film applied, and said patterning photoresist film is used as a mask for the etching and formation of said passivation film.
Claim 5
Dependent Claim 72 words
The semiconductor device of claim 3, wherein said patterning photoresist film used as the mask when etching is performed is applied and then said patterning photoresist film and said metal barrier film are completely covered from the direction of the top of an opening portion of said metal barrier film which is covered by the patterning photoresist film is removed along with the patterning photoresist film and the metal barrier film formed.

References Cited (Backward Citations)

US4742023A Cited
US4937652A Cited
US4974054A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-12-15 1996-06-15 1996-12-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-12-15 2000-06-15 2000-12-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-12-15 2004-06-15 2004-12-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag