Patent US5170135A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5170135A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase and frequency-locked loop circuit having expanded pull-in range and reduced lock-in time

Assignee: NEC Corp
•
Filing: 1991-07-24
•
Granted: 1992-12-08
•
Expires: 2011-07-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase/frequency-locked loop (P/FLL) circuit for generating output signals synchronized with input signals in frequency and phase. The circuit includes a phase comparator which responds to the input signals and to the output signals to develop therefrom phase comparison signals in the form of positive or negative voltages corresponding to the phase differences between the input and output signals. A filtering circuit produces from the phase comparison signals a control signal for a voltage controlled oscillator (VCO) which produces in turn an oscillation signal having a frequency corresponding to the control signal. A phase controller responds to the control signal for the VCO as well as to the output oscillation signal thereof and produces the output signals in a form and wave shape which cause the control signal for the VCO to have a single voltage polarity. The P/FLL circuit of the invention reduces the time required to pull-in the frequency of the VCO and also expands the pull-in range.

Inventors

  • 👤 Tomokazu Ito
  • 👤 Hiroshi Takeuchi
  • 👤 Hironao Suzuki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 19:22
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/10

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 239 words
A phase/frequency-locked loop (P/FLL) circuit for generating output signals synchronized with input signals in frequency and phase, comprising: phase comparator means responsive to said input signals and said output signals for outputting positive or negative voltages corresponding to the phase difference between them as phase comparison signals; first integrating means for calculating the integrated value of said phase comparison signals in each first prescribed time and outputting it as a first integrated signal; second integrating means for calculating the integrated value of said phase comparison signals in each second prescribed time and outputting it as a second integrated signal; voltage controlled oscillator means responsive to said second integrated signal for outputting an oscillation signal having a frequency corresponding to said second integrated signal; and phase controller means which, having comparator means to receive said first integrated signal, said second integrated signal and said oscillation signal, and to detect a first variation point at which said second integrated signal becomes greater than said first integrated signal and a second variation point at which said first integrated signal becomes greater than said second integrated signal, generates as said output signal said oscillation signal, with the phase of said oscillation signal being converted to produce a phase difference corresponding to said first variation point when said second variation point is detected, and with the phase of said oscillation signal being kept as it is if said second variation point is not detected.
Claim 2
Dependent Claim 239 words
A phase/frequency-locked loop (P/FLL) circuit for generating output signals synchronized with input signals in frequency and phase, comprising: phase comparator means responsive to said input signals and said output signals for outputting positive or negative voltages corresponding to the phase difference between them as phase comparison signals; first integrating means for calculating the integrated value of said phase comparison signals in each first prescribed time and outputting it as a first integrated signal; second integrating means for calculating the integrated value of said phase comparison signals in each second prescribed time and outputting it as a second integrated signal; voltage controlled oscillator means responsive to said second integrated signal for outputting an oscillation signal having a frequency corresponding to said second integrated signal; and phase controller means which, having comparator means to receive said first integrated signal, said second integrated signal and said oscillation signal, and to detect a first variation point at which said second integrated signal becomes greater than said first integrated signal and a second variation point at which said first integrated signal becomes greater than said second integrated signal, generates as said output signal said oscillation signal, with the phase of said oscillation signal being converted to produce a phase difference corresponding to said first variation point when said second variation point is detected, and with the phase of said oscillation signal being kept as it is if said second variation point is not detected.
Claim 3
Dependent Claim 141 words
A phase and frequency-locked loop (P/LL) circuit for generating output signals synchronized with input signals in frequency and phase, comprising: a phase comparator means responsive to said input signals and said output signals for outputting phase comparison signals having positive or negative voltages corresponding to the phase difference between said input signals and said output signals; VCO control means responsive to said phase comparison signals and effective to develop a VCO control voltage; a voltage controlled oscillator responsive to said VCO control voltage for outputting an oscillation signal having a frequency which is dependent on said VCO control voltage; and phase comparator control means responsive to said voltage controlled oscillator and said VCO control means and effective for producing said output signals in a form which is effective to cause said VCO control voltage to have a substantially single voltage polarity.
Claim 4
Dependent Claim 141 words
A phase and frequency-locked loop (P/LL) circuit for generating output signals synchronized with input signals in frequency and phase, comprising: a phase comparator means responsive to said input signals and said output signals for outputting phase comparison signals having positive or negative voltages corresponding to the phase difference between said input signals and said output signals; VCO control means responsive to said phase comparison signals and effective to develop a VCO control voltage; a voltage controlled oscillator responsive to said VCO control voltage for outputting an oscillation signal having a frequency which is dependent on said VCO control voltage; and phase comparator control means responsive to said voltage controlled oscillator and said VCO control means and effective for producing said output signals in a form which is effective to cause said VCO control voltage to have a substantially single voltage polarity.
Claim 5
Dependent Claim 16 words
The circuit of claim 2, wherein said VCO control means comprises first and second integration circuits.
Claim 6
Dependent Claim 20 words
The circuit of claim 3, wherein said first and second integration circuits comprise, respectively, first and second low pass filters.
Claim 7
Dependent Claim 29 words
The circuit of claim 2, wherein said voltage controlled oscillator is effective to output said oscillation signal as a pair of oscillation signals separated in phase by about 180°.
Claim 8
Dependent Claim 37 words
The circuit of claim 5, wherein said phase comparator control means is effective for selecting and applying to said phase comparator means one or the other of said pair of oscillation signals of said voltage controlled oscillator.
Claim 9
Dependent Claim 39 words
The circuit of claim 2, wherein said phase comparator control means is effective to cause said phase comparator means to output said phase comparison signals in a form indicating a phase difference range that is substantially less than 360°.
Claim 10
Dependent Claim 16 words
The circuit of claim 7, wherein said phase difference range extends from about 90° to 270°.
Claim 11
Dependent Claim 29 words
The circuit of claim 2, wherein said phase comparator control means includes a switching circuit for switching the polarity of the oscillation signal received from said voltage controlled oscillator.
Claim 12
Dependent Claim 28 words
The circuit of claim 2, wherein said phase comparator control means is effective for detecting transitions of said phase comparison signals through at least one pre-determined phase angle.
Claim 13
Dependent Claim 24 words
The circuit of claim 2, wherein said voltage controlled oscillator is effective to output said oscillation signal in a form having only a positive-phase.
Claim 14
Dependent Claim 22 words
The circuit of claim 11, wherein said phase comparator control means is effective to selectively reverse the polarity of said oscillation signal.
Claim 15
Dependent Claim 65 words
The circuit of claim 2, said phase comparator means comprising first and second phase comparators, said VCO control means comprising first and second loop filters, said voltage controlled oscillator being effective to produce first and second oscillation signals have the same frequency and being 90° out of phase with said input signals, said oscillation signals having a frequency about double that of said input signals.
Claim 16
Dependent Claim 21 words
The circuit of claim 13, further comprising first and second frequency dividers coupled respectively to said first and second oscillation signals.
Claim 17
Dependent Claim 35 words
The circuit of claim 14, further comprising first and second level comparators, said first level comparator being coupled to said first loop filter and said second level comparator being coupled to said second loop filter.
Claim 18
Dependent Claim 21 words
The circuit of claim 2, wherein said phase comparator control means is effective to reduce the pull-in range of said circuit.

References Cited (Backward Citations)

US4862104A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-12-08 1996-06-08 1996-12-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-12-08 2000-06-08 2000-12-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-12-08 2004-06-08 2004-12-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag