Patent US5165984A successfully refreshed from Google Patents.
US5165984A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stepped multilayer interconnection apparatus and method of making the same
Assignee: Nokia Bell Labs
•
Filing: 1991-07-30
•
Granted: 1992-11-24
•
Expires: 2011-07-30
Abstract
Abstract A stepped multilayer Printed Wiring Board (PWB) (10), having an increased number of wiring paths in selected regions, is comprised of a main multilayer PWB (12) having a sufficient number of layers (12 1 ,12 2 ,12 3 . . . 12 n ) to provide the lowest number of wiring paths required anywhere on the board. In regions where a larger number of wiring paths are required, a secondary, multilayer PWB section (22), having a sufficient number of layers (22 1 ,22 2 ,22 3 ) to provide the required additional number of wiring paths, is connected to the main PWB by a layer of anisotropically conductive material (30) sandwiched therebetween. A plurality of mechanical fasteners (33,33'), typically bifurcated or heat-staked plastic pins, extends through the secondary PWB section and the main PWB to hold one to the other.
Inventors
- 👤 David Schoenthaler
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 08:12
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/36; H05K3/368; H05K1/00; H01; H01R; H01R12/00; H01R12/50; H01R12/51; H01R12/52; H05K3/30; H05K3/32; H05K3/325; H05K3/46; H05K1/02; H05K1/11; H05K1/117; H05K1/14; H05K1/141; H05K2201/00; H05K2201/03; H05K2201/0302; H05K2201/0314; H05K2201/09; H05K2201/09145; H05K2201/0919; H05K2201/09818; H05K2201/09845; H05K2201/10; H05K2201/10227; H05K2201/10378; H05K2201/10431; H05K2201/10598; H05K2203/00; H05K2203/06; H05K2203/061; H05K3/321; Y; Y10; Y10T; Y10T428/00; Y10T428/24; Y10T428/24802; Y10T428/24917; Y10T428/24926
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
295 words
A stepped multilayer interconnection apparatus comprising: a primary multilayer interconnection substrate having upper and lower outer layers and at least one intermediate layer therebetween, at least one outer layer having a plurality of first metallized component-receiving areas and first metallized links thereon, each intermediate layer having at least one first metallized link thereon and at least one first metallized via for connecting the first link so that at least one of the first links on at least one layer provides at least a portion of an electrical connection between a pair of component-receiving areas on an outer layer to establish a wiring path therebetween; at least one secondary multilayer interconnection substrate section of an area less than the primary substrate, the secondary substrate having an upper and lower outer layer and at least one intermediate layer therebetween, the upper outer layer having second metallized component-receiving areas and second metallized links thereon, the lower outer layer having metallized connecting areas thereon and each intermediate layer having at least one second metallized link thereon and at least one second metallized via for connecting the second link so that at least one of the second links on at least one layer of said secondary substrate section provides at least a portion of an electrical connection between a second component-receiving area and a metallized connecting area; a layer of anisotropically conductive material interposed between the primary substrate and each secondary substrate section for connecting each metallized connecting area on the lower outer layer of each secondary substrate section to a separate one of the first metallized component-receiving areas on the upper outer layer of the primary substrate; and a plurality of fasteners each extending through each secondary substrate section and the primary substrate to secure one to the other.
Claim 2
Dependent Claim
295 words
A stepped multilayer interconnection apparatus comprising: a primary multilayer interconnection substrate having upper and lower outer layers and at least one intermediate layer therebetween, at least one outer layer having a plurality of first metallized component-receiving areas and first metallized links thereon, each intermediate layer having at least one first metallized link thereon and at least one first metallized via for connecting the first link so that at least one of the first links on at least one layer provides at least a portion of an electrical connection between a pair of component-receiving areas on an outer layer to establish a wiring path therebetween; at least one secondary multilayer interconnection substrate section of an area less than the primary substrate, the secondary substrate having an upper and lower outer layer and at least one intermediate layer therebetween, the upper outer layer having second metallized component-receiving areas and second metallized links thereon, the lower outer layer having metallized connecting areas thereon and each intermediate layer having at least one second metallized link thereon and at least one second metallized via for connecting the second link so that at least one of the second links on at least one layer of said secondary substrate section provides at least a portion of an electrical connection between a second component-receiving area and a metallized connecting area; a layer of anisotropically conductive material interposed between the primary substrate and each secondary substrate section for connecting each metallized connecting area on the lower outer layer of each secondary substrate section to a separate one of the first metallized component-receiving areas on the upper outer layer of the primary substrate; and a plurality of fasteners each extending through each secondary substrate section and the primary substrate to secure one to the other.
Claim 3
Dependent Claim
32 words
The article according to claim 1 wherein the primary substrate has plurality intermediate layers, which, in combination with the outer layers, yields a requisite number of wiring paths everywhere throughout the substrate.
Claim 4
Dependent Claim
44 words
The article according to claim 1 wherein each secondary substrate section has a plurality of layers so that, when connected to the primary substrate, the combined number of layers of the primary substrate and secondary substrate sections yields a requisite number of wiring paths.
Claim 5
Dependent Claim
26 words
The article according to claim 1 wherein each of the outer and intermediate layers of the primary interconnection substrate is comprised of printed wiring board material.
Claim 6
Dependent Claim
27 words
The article according to claim 1 wherein each of the outer and intermediate layers of each secondary interconnection substrate section is comprised of printed wiring board material.
Claim 7
Dependent Claim
15 words
The article according to claim 1 wherein each fastener is comprised of a bifurcated pin.
Claim 8
Dependent Claim
14 words
The article according to claim 1 wherein each fastener comprises a heat-staked plastic pin.
Claim 9
Dependent Claim
153 words
A stepped multilayer interconnection substrate obtained by the steps of: providing a primary multilayer interconnection substrate having a plurality of first metallized areas on at least one of its major surfaces; placing a layer of anisotropically conductive material onto the major surface of the primary substrate to overlie at least some of the metallized first areas thereon; placing a secondary multilayer interconnection substrate of an area smaller than the primary substrate and having a plurality of second metallized areas on at least one of its major surfaces, in face-to-face contact with the layer of anisotropically conductive material so that each of a plurality of first metallized areas on the primary substrate is electrically connected through the anisotropically conductive material to a separate one of the plurality of second metallized areas on the secondary substrate section; and securing the secondary substrate section to the primary substrate by a plurality of mechanical fasteners extending therebetween.
Claim 10
Dependent Claim
153 words
A stepped multilayer interconnection substrate obtained by the steps of: providing a primary multilayer interconnection substrate having a plurality of first metallized areas on at least one of its major surfaces; placing a layer of anisotropically conductive material onto the major surface of the primary substrate to overlie at least some of the metallized first areas thereon; placing a secondary multilayer interconnection substrate of an area smaller than the primary substrate and having a plurality of second metallized areas on at least one of its major surfaces, in face-to-face contact with the layer of anisotropically conductive material so that each of a plurality of first metallized areas on the primary substrate is electrically connected through the anisotropically conductive material to a separate one of the plurality of second metallized areas on the secondary substrate section; and securing the secondary substrate section to the primary substrate by a plurality of mechanical fasteners extending therebetween.
Claim 11
Dependent Claim
24 words
The article according to claim 8 wherein the secondary substrate section is secured to the primary substrate by heat-staking a plastic pin extending therebetween.
References Cited (Backward Citations)
US3142610A
Cited
US4880684A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-24 | 1996-05-25 | 1996-11-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-24 | 2000-05-25 | 2000-11-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-24 | 2004-05-25 | 2004-11-24 | $7700.00 | Window Closed / Lapsed |