Patent US5162797A successfully refreshed from Google Patents.
US5162797A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Viterbi decoder
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-05-15
•
Granted: 1992-11-10
•
Expires: 2011-05-15
Abstract
Abstract The inventive VITERBI decoder employs a memory for delivering a new path-metric and path selecting information. The memory stores path-metrics and path selecting information corresponding to all combinations of all possible values of input data, path-metric and control signal. The memory has its address lines connected with an input data output line, branch information output line and output line for a metric of the past.
Inventors
- 👤 Junichi Murata
- 👤 Toshimasa Hamada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 06:36
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/37; H03M13/39; H03M13/41
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
211 words
A VITERBI decoder comprising: a data input port which introduces input data and holds the data; a metric storage which stores path-metrics in such a fashion that the path-metric can be revised and which outputs path-metric as a preceding path-metric; a computation unit which receives said preceding path-metric from said metric-storage and which receives from a controller a control signal indicating each branch which is to be the object of computation for outputting a new path-metric to be stored in said metric storage and for outputting path selecting information; a path storage in which said path selecting information outputted by said computation unit is stored; and a decoded data delivery port which delivers decoded data based on path selecting information read out of said path storage, said computation unit including a memory which stores new path-metrics and path selecting information based on the metric of each branch as indicated by the control signal and the preceding metric for each branch corresponding to all combinations of possible values taken by the input data, the path-metric and the control signal and which outputs to data output lines a new path-metric and path selecting information in response to the input data, the preceding path-metric and the control signal placed on the address input lines.
Claim 2
Dependent Claim
211 words
A VITERBI decoder comprising: a data input port which introduces input data and holds the data; a metric storage which stores path-metrics in such a fashion that the path-metric can be revised and which outputs path-metric as a preceding path-metric; a computation unit which receives said preceding path-metric from said metric-storage and which receives from a controller a control signal indicating each branch which is to be the object of computation for outputting a new path-metric to be stored in said metric storage and for outputting path selecting information; a path storage in which said path selecting information outputted by said computation unit is stored; and a decoded data delivery port which delivers decoded data based on path selecting information read out of said path storage, said computation unit including a memory which stores new path-metrics and path selecting information based on the metric of each branch as indicated by the control signal and the preceding metric for each branch corresponding to all combinations of possible values taken by the input data, the path-metric and the control signal and which outputs to data output lines a new path-metric and path selecting information in response to the input data, the preceding path-metric and the control signal placed on the address input lines.
Claim 3
Dependent Claim
43 words
A VITERBI decoder according to claim 1, wherein said memory comprises a ROM which stores path-metrics and path selecting information corresponding to all combinations of all possible values of input data, all possible values of path-metric and all possible values of control signal.
Claim 4
Dependent Claim
32 words
A VITERBI decoder according to claim 1, wherein said computation unit includes a bank switching circuit which switches banks of said memory, each bank having data corresponding to a distinct VITERBI code.
Claim 5
Dependent Claim
69 words
A VITERBI decoder according to claim 1, wherein said memory comprises a RAM which stores new path-metrics and path selecting information, and wherein said computation unit includes a memory rewriting circuit which stores data in said RAM, and a signal line switching circuit which connects the address input lines of said RAM to the address output lines of said memory rewriting circuit when data is stored in said RAM.
Claim 6
Dependent Claim
24 words
A VITERBI decoder according to claim 4, wherein said memory uses a bank switching scheme or dual-port scheme for independent read/write of memory contents
References Cited (Backward Citations)
US4527279A
Cited
US4483012A
Cited
US4606027A
Cited
US4623999A
Cited
US4583078A
Cited
US4677624A
Cited
US4709377A
Cited
US4763328A
Cited
US4757506A
Cited
US4777636A
Cited
US4905317A
Cited
US5043728A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-10 | 1996-05-11 | 1996-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-10 | 2000-05-11 | 2000-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-10 | 2004-05-11 | 2004-11-10 | $7700.00 | Window Closed / Lapsed |