← Back to Patent Explorer
US5159341A Expired / Lapsed US ⏱️ 0.0 years remaining

Two phase sampling for a delta sigma modulator

Assignee: Analog Devices Inc
•
Filing: 1991-03-12
•
Granted: 1992-10-27
•
Expires: 2011-03-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A delta sigma modulator provides dual phase sampling of analog input and/or a reference voltage. This dual phase sampling may be realized using a switched capacitor circuit having dual legs with a capacitor on each such leg. The dual phase sampling of the reference voltage poses a complication that mandates the necessity of providing a compensation signal. The delta sigma modulator is provided with appropriate circuitry to provide a compensation signal that compensates for the reduced signal level due to the dual sampling. In particular, the delta sigma modulator compensates for the reduced level of the output from an integrating amplifier circuit due to the timing necessary to implement the dual sampling approach.

Inventors

  • 👤 Damien McCartney
  • 👤 David R. Welland

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 10:28
CPC Classifications
H; H03; H03M; H03M3/00; H03M3/30; H03M3/322; H03M3/352; H03M3/354; H03M3/39; H03M3/412; H03M3/422; H03M3/43; H03M3/436; H03M3/438; H03M3/458; H03M3/466; H03M3/468; H03M3/47

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 200 words
A delta sigma modulator for converting an analog input into a digital output, comprising: a) first and second means for sampling the analog input at a first rate to produce analog input charge packets, said first means for sampling the analog input at a first rate and said second means for sampling the analog input at a first rate alternately producing analog input charge packets; b) means for sampling a predetermined reference voltage to produce reference charge packets, said means for sampling the predetermined reference voltage being distinct from the first and second means for sampling the analog input; c) an integrating amplifier circuit for receiving analog input charge packets from said first and second means for sampling the analog input and for receiving reference charge packets from said means for sampling the predetermined reference voltage, to produce an output, at a second rate which is approximately one half the first rate, said output indicative of the net amount of the analog input charge packets and the reference charge packets that are received; and d) means for converting the output from the integrating amplifier circuit at the second rate into digital form to produce the digital output of the modulator.
Claim 2
Dependent Claim 200 words
A delta sigma modulator for converting an analog input into a digital output, comprising: a) first and second means for sampling the analog input at a first rate to produce analog input charge packets, said first means for sampling the analog input at a first rate and said second means for sampling the analog input at a first rate alternately producing analog input charge packets; b) means for sampling a predetermined reference voltage to produce reference charge packets, said means for sampling the predetermined reference voltage being distinct from the first and second means for sampling the analog input; c) an integrating amplifier circuit for receiving analog input charge packets from said first and second means for sampling the analog input and for receiving reference charge packets from said means for sampling the predetermined reference voltage, to produce an output, at a second rate which is approximately one half the first rate, said output indicative of the net amount of the analog input charge packets and the reference charge packets that are received; and d) means for converting the output from the integrating amplifier circuit at the second rate into digital form to produce the digital output of the modulator.
Claim 3
Dependent Claim 31 words
A delta sigma modulator as recited in claim 1 wherein said first and second means for sampling the analog input each include a capacitor for holding an analog input charge packet.
Claim 4
Dependent Claim 42 words
A delta sigma modulator as recited in claim 2 wherein the capacitance of the capacitor of the first means for sampling the analog input is substantially equal to the capacitance of the capacitor of the second means for sampling the analog input.
Claim 5
Dependent Claim 61 words
A delta sigma modulator as recited in claim 1 wherein said means for sampling the predetermined reference voltage comprises a first means for sampling the predetermined reference voltage to produce reference charge packets and a second means for sampling the predetermined reference voltage to produce reference charge packets in alternating fashion with said first means for sampling the predetermined reference voltage.
Claim 6
Dependent Claim 49 words
A delta sigma modulator as recited in claim 4, further comprising a compensating means for qeneratinq a compensation output that compensates for a reduced level of output from the integrating amplifier circuit due to the use of said alternating first and second means for sampling the predetermined reference voltage.
Claim 7
Dependent Claim 31 words
A delta sigma modulator as recited in claim 4 wherein said first and second means for sampling the predetermined reference voltage each include a capacitor for holding a reference charge packet.
Claim 8
Dependent Claim 44 words
A delta sigma modulator as recited in claim 6 wherein the capacitance of the capacitor of the first means for sampling the predetermined reference voltage is substantially equal to the capacitance of the capacitor of the second means for sampling the predetermined reference voltage.
Claim 9
Dependent Claim 169 words
In a delta sigma modulator, a method comprising the steps of: a) sampling an analog input voltage with a first means to obtain analog input samples at a first rate; b) sampling the analog input voltage at a first rate with a second means in alternating fashion with said first means to obtain analog input samples; c) sampling a predetermined reference voltage with a reference sampling means, that is distinct from the first and second means for obtaining analog input samples, to obtain reference samples; and d) combining the analog input samples from the first means and the second means with reference samples from the reference sampling means to produce a combined output at a second rate that is approximately one half the first rate; e) integrating the combined output with an integrator and forwarding said integrated combined output to a quantizer; and f) producing a digital output from the quantizer at the second rate, said digital output being indicative of the combined analog input samples and reference samples.
Claim 10
Dependent Claim 169 words
In a delta sigma modulator, a method comprising the steps of: a) sampling an analog input voltage with a first means to obtain analog input samples at a first rate; b) sampling the analog input voltage at a first rate with a second means in alternating fashion with said first means to obtain analog input samples; c) sampling a predetermined reference voltage with a reference sampling means, that is distinct from the first and second means for obtaining analog input samples, to obtain reference samples; and d) combining the analog input samples from the first means and the second means with reference samples from the reference sampling means to produce a combined output at a second rate that is approximately one half the first rate; e) integrating the combined output with an integrator and forwarding said integrated combined output to a quantizer; and f) producing a digital output from the quantizer at the second rate, said digital output being indicative of the combined analog input samples and reference samples.
Claim 11
Dependent Claim 29 words
A method as recited in claim 8 wherein said step of sampling an input with a first means comprises charging a capacitor to the level of the analog input.
Claim 12
Dependent Claim 37 words
A method as recited in claim 8 wherein said combining step comprises forwarding said analog input samples and said reference samples to an integrator that produces an output indicative of the net amount of charge of samples.
Claim 13
Dependent Claim 245 words
A delta sigma modulator for converting an analog input into a digital output, comprising: a) first and second means for sampling the analog input to produce analog input charge packets, said first means for sampling the analog input and said second means for sampling the analog input alternately producing analog input charge packets; b) means for sampling a predetermined reference voltage to produce reference charge packets, said means for sampling the predetermined reference voltage comprising a first means for sampling the predetermined reference voltage to produce reference charge packets and a second means for sampling the predetermined reference voltage to produce reference charge packets in alternating fashion with said first means for sampling the predetermined reference voltage; c) an integrating amplifier circuit for receiving analog input charge packets from said first and second means for sampling the analog input and for receiving reference charge packets from said means for sampling the predetermined reference voltage, and for integrating all said charge packets to produce an output indicative of the net amount of the analog input charge packets and the reference charge packets that are received; and d) means for converting the output from the integrating amplifier circuit into digital form to produce the digital output of the modulator; and e) a compensating means for generating compensation output that compensates for reduced level of output from the integrating amplifier circuit due to the use of said alternating first and second means for sampling the predetermined reference voltage.
Claim 14
Dependent Claim 245 words
A delta sigma modulator for converting an analog input into a digital output, comprising: a) first and second means for sampling the analog input to produce analog input charge packets, said first means for sampling the analog input and said second means for sampling the analog input alternately producing analog input charge packets; b) means for sampling a predetermined reference voltage to produce reference charge packets, said means for sampling the predetermined reference voltage comprising a first means for sampling the predetermined reference voltage to produce reference charge packets and a second means for sampling the predetermined reference voltage to produce reference charge packets in alternating fashion with said first means for sampling the predetermined reference voltage; c) an integrating amplifier circuit for receiving analog input charge packets from said first and second means for sampling the analog input and for receiving reference charge packets from said means for sampling the predetermined reference voltage, and for integrating all said charge packets to produce an output indicative of the net amount of the analog input charge packets and the reference charge packets that are received; and d) means for converting the output from the integrating amplifier circuit into digital form to produce the digital output of the modulator; and e) a compensating means for generating compensation output that compensates for reduced level of output from the integrating amplifier circuit due to the use of said alternating first and second means for sampling the predetermined reference voltage.
Claim 15
Dependent Claim 155 words
In a delta sigma modulator, a method comprising the steps of: a) sampling an analog input voltage at a first rate with a means for sampling to obtain analog input samples; b) sampling a predetermined reference voltage with a first means, which is distinct from the means for sampling the analog input, to obtain reference samples; c) sampling the predetermined reference voltage with a second means, which is distinct from the means for sampling the analog input, in alternating fashion with said first means to obtain reference samples; and d) combining the analog input samples with the reference samples from the first and second means to produce a combined output; and e) integrating the combined output with an integrator and forwarding said integrated combined output to a quantizer; and f) producing a digital output from the quantizer at the first rate, said digital output being indicative of the combined analog input samples and reference samples.
Claim 16
Dependent Claim 155 words
In a delta sigma modulator, a method comprising the steps of: a) sampling an analog input voltage at a first rate with a means for sampling to obtain analog input samples; b) sampling a predetermined reference voltage with a first means, which is distinct from the means for sampling the analog input, to obtain reference samples; c) sampling the predetermined reference voltage with a second means, which is distinct from the means for sampling the analog input, in alternating fashion with said first means to obtain reference samples; and d) combining the analog input samples with the reference samples from the first and second means to produce a combined output; and e) integrating the combined output with an integrator and forwarding said integrated combined output to a quantizer; and f) producing a digital output from the quantizer at the first rate, said digital output being indicative of the combined analog input samples and reference samples.
Claim 17
Dependent Claim 44 words
A method as recited in claim 12 wherein said combining step comprises forwarding said analog input samples and said reference samples to an integrator that produces an output indicative of the net amount of charge of analog input and reference samples that are received.
Claim 18
Dependent Claim 239 words
A delta sigma modulator for converting an analog input into a digital output, comprising: a) means for sampling the analog input to produce charge packets of analog input; b) first and second means for alternately sampling the reference voltage to produce charge packets of a predetermined reference voltage; c) a first integrating amplifier circuit for receiving charge packets from said means for sampling the analog input and from the first and second means for sampling the predetermined reference voltage to produce an output indicative of the net amount of charge received; d) first and second means for sampling the output from the first inteqrating amplifier circuit to produce amplifier packets of charge; e) a second integrating amplifier circuit for receiving charge packets from the first means for sampling output from the first integrating amplifier circuit and for producing an output indicative of the amount of charge received from said first means for sampling the first integrating amplifier output; f) compensating means for generating a compensation output that compensates for a reduced level of output from the first integrating amplifier circuit when the output is sampled by the second means for sampling the first integrating amplifier circuit; and g) digitizing means for receiving compensation output from the means for compensating, for receiving output from the second sampling means, and for receiving output from the second integrating amplifier circuit to produce a digital output indicative of levels of said received signals.
Claim 19
Dependent Claim 239 words
A delta sigma modulator for converting an analog input into a digital output, comprising: a) means for sampling the analog input to produce charge packets of analog input; b) first and second means for alternately sampling the reference voltage to produce charge packets of a predetermined reference voltage; c) a first integrating amplifier circuit for receiving charge packets from said means for sampling the analog input and from the first and second means for sampling the predetermined reference voltage to produce an output indicative of the net amount of charge received; d) first and second means for sampling the output from the first inteqrating amplifier circuit to produce amplifier packets of charge; e) a second integrating amplifier circuit for receiving charge packets from the first means for sampling output from the first integrating amplifier circuit and for producing an output indicative of the amount of charge received from said first means for sampling the first integrating amplifier output; f) compensating means for generating a compensation output that compensates for a reduced level of output from the first integrating amplifier circuit when the output is sampled by the second means for sampling the first integrating amplifier circuit; and g) digitizing means for receiving compensation output from the means for compensating, for receiving output from the second sampling means, and for receiving output from the second integrating amplifier circuit to produce a digital output indicative of levels of said received signals.

References Cited (Backward Citations)

US4378538A Cited
US4429285A Cited
US4439756A Cited
US4588981A Cited
JPS63153907A Cited
US4888587A Cited
US4851841A Cited
US4939516A Cited
US4939516B1 Cited
US4896156A Cited
US5030954A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-10-27 1996-04-27 1996-10-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-10-27 2000-04-27 2000-10-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-10-27 2004-04-27 2004-10-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag