Patent US5159273A successfully refreshed from Google Patents.
US5159273A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Tri-state bus driver to support reconfigurable fault tolerant logic
Assignee: Raytheon Co
•
Filing: 1990-09-28
•
Granted: 1992-10-27
•
Expires: 2010-09-28
Abstract
Abstract A three-state driver circuit including a first gating circuit responsive to a first enable signal for selectively gating an input signal to provide a first gated signal at an internal node, a second gating means responsive to a second enable signal and connected to the internal node for selectively gating the first gated signal so as to provide the output of the three-state bus driver, and a testing circuit for detecting or controlling the state of the internal node, and for providing a test output indicative of the inoperability of the first or second gating circuit.
Inventors
- 👤 Jeffrey P. Wright
- 👤 Charles A. Finnila
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:17
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/22; G06F11/2205; G06F11/221
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
111 words
A three-state driver circuit comprising: first gating means responsive to a first enable signal for selectively gating an input signal to an internal node; second gating means responsive to a second enable signal for selectively gating the signal at said internal node to an output node of the three-state driver circuit; and selectively enabled testing means for detecting whether one of said first and second gating means is shorting wherein said testing means includes means for comparing the state of said internal node with a test signal and further wherein said testing means includes third gating means for sourcing said internal node when said first and second gating means are disabled.
Claim 2
Dependent Claim
111 words
A three-state driver circuit comprising: first gating means responsive to a first enable signal for selectively gating an input signal to an internal node; second gating means responsive to a second enable signal for selectively gating the signal at said internal node to an output node of the three-state driver circuit; and selectively enabled testing means for detecting whether one of said first and second gating means is shorting wherein said testing means includes means for comparing the state of said internal node with a test signal and further wherein said testing means includes third gating means for sourcing said internal node when said first and second gating means are disabled.
Claim 3
Dependent Claim
49 words
The three-state driver of claim 1 wherein said second gating means is bidirectional and wherein the disabled states of said first and second gating means can be tested with said input signal, said test signal, and a further test signal applied to the output of said second gating means.
Claim 4
Dependent Claim
89 words
The three-state driver of claim 1 further including first driver means for providing said input signal to said first gating means, and wherein said testing means includes a second driver means for providing said test signal to said third gating means, said second driver means and said third gating means being less powerful than said first driver means and said first and second gating means such that said test signal will influence the state of said internal node only when both said first and second gating means are disabled.
References Cited (Backward Citations)
US4638246A
Cited
US4841232A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-27 | 1996-04-27 | 1996-10-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-27 | 2000-04-27 | 2000-10-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-27 | 2004-04-27 | 2004-10-27 | $7700.00 | Window Closed / Lapsed |