US5155569A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Thyristor device with improved turn-off characteristics
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-07-25
•
Granted: 1992-10-13
•
Expires: 2011-07-25
Abstract
Abstract A thyristor structure comprises a p + -type substrate (21), an n-type base layer (22), a first p-type diffusion region (23) and an n + -type diffusion region (25). A MOS structure comprises the base layer (22), first and second p-type diffusion regions (23, 24) and the n + -type diffusion region (25). A positive voltage is applied to a gate electrode (27) to form a channel in a portion of the first diffusion region (23) just under the gate electrode (27), so that a cathode electrode (28) supplies carriers to the base layer (22) through the n + -type diffusion region (25) and the channel, to turn on the thyristor. A negative voltage is applied to the gate electrode (27) to form a channel in a portion of the base layer (22) just under the gate electrode (27), so that the first p-type diffusion region (23) and the n + -type diffusion region (25) are shorted through the channel, the second p-type diffusion region (24) and the cathode electrode (28), to turn off the thyristor.
Inventors
- 👤 Tomohide Terashima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 22:05
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0102; H10D84/0105; H10D18/00; H10D18/60; H10D18/65; H10D18/655
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
218 words
A thyristor, comprising: a first conductivity type first semiconductor layer having first and second major surfaces; a second conductivity type second semiconductor layer formed on said first major surface of said first semiconductor layer; first conductivity type first and second semiconductor regions selectively formed in a surface of said second semiconductor layer in a spaced-apart manner; a second conductivity type third semiconductor region selectively formed in a surface of said first semiconductor region so as to be formed completely within said first semiconductor region; a first insulating film formed on a surface part of said first semiconductor region so as to be disposed between surfaces of said second semiconductor layer and said third semiconductor region; a second insulating film formed on a surface part of said second semiconductor layer so as to be disposed between surfaces of said first and second semiconductor regions; a first control electrode formed on said first insulating film; a second control electrode formed on said second insulating film; a first main electrode formed in contact with said second and third semiconductor regions; and a second main electrode formed on said second major surface of said first semiconductor layer, wherein said first semiconductor region does not contact said first main electrode, and said second semiconductor region does not include third semiconductor regions formed therein.
Claim 2
Dependent Claim
218 words
A thyristor, comprising: a first conductivity type first semiconductor layer having first and second major surfaces; a second conductivity type second semiconductor layer formed on said first major surface of said first semiconductor layer; first conductivity type first and second semiconductor regions selectively formed in a surface of said second semiconductor layer in a spaced-apart manner; a second conductivity type third semiconductor region selectively formed in a surface of said first semiconductor region so as to be formed completely within said first semiconductor region; a first insulating film formed on a surface part of said first semiconductor region so as to be disposed between surfaces of said second semiconductor layer and said third semiconductor region; a second insulating film formed on a surface part of said second semiconductor layer so as to be disposed between surfaces of said first and second semiconductor regions; a first control electrode formed on said first insulating film; a second control electrode formed on said second insulating film; a first main electrode formed in contact with said second and third semiconductor regions; and a second main electrode formed on said second major surface of said first semiconductor layer, wherein said first semiconductor region does not contact said first main electrode, and said second semiconductor region does not include third semiconductor regions formed therein.
Claim 3
Dependent Claim
35 words
A thyristor in accordance with claim 1, wherein said first and second insulating films are combined into a common insulating film, and said first and second control electrodes are combined into a common control electrode.
Claim 4
Dependent Claim
21 words
A thyristor in accordance with claim 1, wherein said second seimconductor region is larger in depth than said first semiconductor region.
Claim 5
Dependent Claim
31 words
A thyristor in accordance with claim 1, further comprising a first conductivity type fourth semiconductor region selectively formed in said second semiconductor layer at a bottom of said second semiconductor region.
Claim 6
Dependent Claim
22 words
A thyristor in accordance with claim 1, wherein said second semiconductor region is larger in impurity concentration than said first semiconductor region.
Claim 7
Dependent Claim
29 words
A thyristor in accordance with claim 1, further comprising a first conductivity type fourth semiconductor region selectively formed in said second semiconductor layer just under said second insulating film.
Claim 8
Dependent Claim
24 words
A thyristor in accordance with claim 6, wherein said fourth semiconductor region is smaller in impurity concentration than said first and second semiconductor regions.
Claim 9
Dependent Claim
85 words
A thyristor in accordance with claim 1, further comprising a first conductivity type fourth semiconductor region selectively formed in the surface of said second semiconductor layer adjacent to said first semiconductor region, a third insulating film formed on a surface part of said first semiconductor region so as to be disposed between surfaces of said third and fourth semiconductor regions, and a third control electrode formed on said third insulating film, wherein said first main electrode being also in contact with said fourth semiconductor region.
References Cited (Backward Citations)
US4857983A
Cited
US4967244A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-13 | 1996-04-13 | 1996-10-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-13 | 2000-04-13 | 2000-10-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-13 | 2004-04-13 | 2004-10-13 | $7700.00 | Window Closed / Lapsed |