Patent US5153853A successfully refreshed from Google Patents.
US5153853A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for measuring EEPROM threshold voltages in a nonvolatile DRAM memory device
Assignee: Sharp Corp
•
Filing: 1990-09-20
•
Granted: 1992-10-06
•
Expires: 2010-09-20
Abstract
Abstract A method and apparatus for measuring threshold voltages associated with the EEPROM portion of a non-volatile DRAM (NVDRAM) memory cell. The DRAM node of the NVDRUM cell is charged to a high potential and allowed to discharge through the EEPROM transistor. Since the gate of the EEPROM is tied to the DRAM node, the DRAM node voltage, which is also the EEPROM gate-to-source voltage, will, if the NVDRAM is left alone, drop until the EEPROM transistor shuts off. The EEPROM gate-to-source voltage at any point in time along this discharge path is measured through an iterative process. First, timing signals are adjusted to specify the point in time at which the EEPROM voltage is to be measured. Then, during each iteration, the EEPROM voltage is charged up and allowed to the discharge. At the point in time along the discharge path specified by the timing signals, a reference voltage is compared with the EEPROM voltage to determine if the reference voltage is above or below the EEPROM voltage. Over several such iterations, the reference voltage is adjusted closer and closer to the EEPROM voltage. The value of the reference voltage at the point where it crosses the EEPROM voltage is an approximation of the EEPROM voltage at the specified measuring time.
Inventors
- 👤 Michael D. Eby
- 👤 Katsumi Fukumoto
- 👤 Michael J. Griffus
- 👤 Giao N. Pham
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 21:54
CPC Classifications
G; G11; G11C; G11C14/00
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
137 words
A method for measuring gate-to-source voltages across an EEPROM cell in an NVDRAM cell comprising a DRAM cell having a DRAM transistor, and the EEPROM cell having an EEPROM transistor, wherein a source of the DRAM transistor is electrically connected to a gate of the EEPROM transistor, including the steps of: (1) precharging a reference line electrically coupled to a drain of said DRAM transistor to a reference voltage; (2) precharging the source voltage of the DRAM transistor to a high voltage; (3) turning on the EEPROM transistor such that the DRAM transistor source voltage discharges toward ground, through the EEPROM transistor, and approaches an EEPROM gate-to-source voltage value at which the EEPROM transistor turns off; and (4) at a predetermined time, determining which one of the reference voltage and the DRAM transistor source voltage is higher.
Claim 2
Independent Claim
137 words
A method for measuring gate-to-source voltages across an EEPROM cell in an NVDRAM cell comprising a DRAM cell having a DRAM transistor, and the EEPROM cell having an EEPROM transistor, wherein a source of the DRAM transistor is electrically connected to a gate of the EEPROM transistor, including the steps of: (1) precharging a reference line electrically coupled to a drain of said DRAM transistor to a reference voltage; (2) precharging the source voltage of the DRAM transistor to a high voltage; (3) turning on the EEPROM transistor such that the DRAM transistor source voltage discharges toward ground, through the EEPROM transistor, and approaches an EEPROM gate-to-source voltage value at which the EEPROM transistor turns off; and (4) at a predetermined time, determining which one of the reference voltage and the DRAM transistor source voltage is higher.
Claim 3
Dependent Claim
69 words
The method of claim 1, further including the step of: (5) repeating steps 1 through 4 and, at each repetition thereof, adjusting the reference voltage in the direction of the DRAM transistor source voltage, until the reference voltage goes from being less than to greater than, or goes from being greater than to less than the DRAM transistor source voltage from a previous iteration of steps 1 through 4.
Claim 4
Dependent Claim
29 words
The method of claim 2, including the further step of: (6) repeating step 5, at each repetition thereof varying the predetermined time at which step 4 is carried out.
Claim 5
Dependent Claim
46 words
The method of claim 2, wherein a DC threshold voltage on the gate of the EEPROM transistor is measured by setting the predetermined time at which step 4 is carried out to a time after the DRAM transistor source voltage has reached a steady state value.
Claim 6
Dependent Claim
47 words
The method of claim 1, wherein the method further constitutes a method for determining a time margin for the NVDRAM cell, wherein the predetermined time of step 4 is selected to be at a time before the DRAM transistor source voltage has dropped to the reference voltage.
Claim 7
Dependent Claim
115 words
The method of claim 1, the method further constituting a method for determining a total window for the EEPROM cell, wherein the predetermined time at which step 4 is carried out is set at a time after the DRAM transistor source voltage has reached a steady state value, further including the steps of: (5) carrying out steps 1 through 4 for each of a first logic state and a second logic state for the EEPROM transistor gate, for determining a first threshold voltage corresponding to the first logic state and a second threshold voltage corresponding to the second logic state; and (6) determining a difference between the first threshold voltage and the second threshold voltage.
Claim 8
Independent Claim
272 words
A method for determining a threshold voltage margin of an NVDRAM cell comprising a DRAM cell having a DRAM transistor and an EEPROM cell having an EEPROM transistor, wherein a source of the DRAM transistor is electrically connected to a gate of the EEPROM transistor, including the steps of: (1) setting the EEPROM transistor gate to a first logic state; (2) precharging a reference line to a reference voltage; (3) precharging the DRAM transistor source voltage to a high voltage; (4) turning on the EEPROM transistor such that the DRAM transistor source voltage discharges toward ground, through the EEPROM transistor, and approached an EEPROM gate-to-source voltage value at which the EEPROM transistor turns off; (5) at a predetermined time, determining which one of the reference voltage and DRAM transistor source voltage is higher; (6) repeating steps 2 through 5, wherein for each repetition step 2 is carried out by charging the reference line to a different reference voltage than for a previous iteration of steps 2 through 5; (7) determining a first threshold voltage for the first logic state by determining when the reference voltage goes from being less than to greater than the DRAM transistor source voltage from the previous iteration; (8) setting the EEPROM gate to a second logic state; (9) repeating steps 2 through 6 for the second logic state, and determining a second threshold voltage for the second logic state by determining when the reference voltage goes from being greater than to less than the DRAM transistor source voltage from the previous iteration; and (10) determining the difference between the first threshold voltage and the second threshold voltage.
Claim 9
Independent Claim
272 words
A method for determining a threshold voltage margin of an NVDRAM cell comprising a DRAM cell having a DRAM transistor and an EEPROM cell having an EEPROM transistor, wherein a source of the DRAM transistor is electrically connected to a gate of the EEPROM transistor, including the steps of: (1) setting the EEPROM transistor gate to a first logic state; (2) precharging a reference line to a reference voltage; (3) precharging the DRAM transistor source voltage to a high voltage; (4) turning on the EEPROM transistor such that the DRAM transistor source voltage discharges toward ground, through the EEPROM transistor, and approached an EEPROM gate-to-source voltage value at which the EEPROM transistor turns off; (5) at a predetermined time, determining which one of the reference voltage and DRAM transistor source voltage is higher; (6) repeating steps 2 through 5, wherein for each repetition step 2 is carried out by charging the reference line to a different reference voltage than for a previous iteration of steps 2 through 5; (7) determining a first threshold voltage for the first logic state by determining when the reference voltage goes from being less than to greater than the DRAM transistor source voltage from the previous iteration; (8) setting the EEPROM gate to a second logic state; (9) repeating steps 2 through 6 for the second logic state, and determining a second threshold voltage for the second logic state by determining when the reference voltage goes from being greater than to less than the DRAM transistor source voltage from the previous iteration; and (10) determining the difference between the first threshold voltage and the second threshold voltage.
Claim 10
Independent Claim
139 words
An apparatus for determining a threshold voltage of an NVDRAM cell comprising a DRAM cell having a DRAM transistor and an EEPROM cell having an EEPROM transistor, wherein a source of the DRAM transistor is electrically connected to a gate of the EEPROM transistor, comprising: means for setting the EEPROM transistor gate to a first logic state; a reference line for being charged to a reference voltage; means for precharging a source of said DRAM transistor to a high voltage; means for discharging the source voltage of said DRAM transistor after said source has been precharged; and a sense amplifier connected to said reference line and to said DRAM transistor for determining at a given time whether said DRAM source voltage has gone from being greater than to less than said reference voltage, for determining a first threshold voltage.
Claim 11
Independent Claim
139 words
An apparatus for determining a threshold voltage of an NVDRAM cell comprising a DRAM cell having a DRAM transistor and an EEPROM cell having an EEPROM transistor, wherein a source of the DRAM transistor is electrically connected to a gate of the EEPROM transistor, comprising: means for setting the EEPROM transistor gate to a first logic state; a reference line for being charged to a reference voltage; means for precharging a source of said DRAM transistor to a high voltage; means for discharging the source voltage of said DRAM transistor after said source has been precharged; and a sense amplifier connected to said reference line and to said DRAM transistor for determining at a given time whether said DRAM source voltage has gone from being greater than to less than said reference voltage, for determining a first threshold voltage.
Claim 12
Dependent Claim
83 words
The apparatus of claim 8, wherein the setting means is also for setting the EEPROM transistor gate to a second logic state and the sense amplifier is also for determining a second threshold voltage by determining at said given time whether said DRAM transistor source voltage has gone from being less than to greater than said reference voltage, the apparatus further including means for determining a difference between the first threshold voltage and the second threshold voltage for determining a threshold voltage margin.
References Cited (Backward Citations)
US4611309A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-06 | 1996-04-06 | 1996-10-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-06 | 2000-04-06 | 2000-10-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-06 | 2004-04-06 | 2004-10-06 | $7700.00 | Window Closed / Lapsed |