Patent US5153702A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5153702A Expired / Lapsed US ⏱️ 0.0 years remaining

Thin film semiconductor device and method for fabricating the same

Assignee: Hitachi Ltd
•
Filing: 1988-06-08
•
Granted: 1992-10-06
•
Expires: 2008-06-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This invention relates to a thin film semiconductor device and a method for fabricating it, and more particularly a thin film semiconductor device suitably applicable to a display device in an active matrix system and a method for fabricating it. In this invention, the structure of a thin film semiconductor device for improving the characteristic thereof and particularly the structure relative to the dominant orientation of a poly-Si film as an active layer of a thin film transistor (TFT) is disclosed. A method for fabricating a thin film semiconductor device which is capable of forming a poly-Si film at a relatively low process temperature is disclosed. Further, a display device in an active matrix system which provided high performance and high image quality is disclosed. The poly-Si film having a dominant orientation of (111) is formed by forming a poly-Si film on the semiconductor substrate at a temperature up to 570° C. and annealing the substrate at a temperature up to 640° C.

Inventors

  • 👤 Takashi Aoyama
  • 👤 Nobutake Konishi
  • 👤 Takaya Suzuki
  • 👤 Kenji Miyata
  • 👤 Saburo Oikawa
  • 👤 Yoshiaki Okajima
  • 👤 Genshiro Kawachi
  • 👤 Eimi Adachi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 10:59
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; G; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/1333; G02F1/1345; G02F1/13454; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/6729; H10D30/673; H10D30/6731; H10D62/00; H10D62/40; H10D62/405; H10D86/00; H10D86/40; H10D86/421; H10D86/425; H10D86/60; H10P; H10P14/00; H10P14/20; H10P14/24; H10P14/29; H10P14/2901; H10P14/2922; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/3451; H10P14/3452; H10P14/3456; H10P14/3466; H10P14/38; H10P14/3802; G02F1/136; G02F1/1362; G02F1/1368; G02F2202/00; G02F2202/10; G02F2202/104

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 78 words
A thin film transistor comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, the source, channel and drain regions being provided on an insulating substrate, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, wherein at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111).
Claim 2
Dependent Claim 78 words
A thin film transistor comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, the source, channel and drain regions being provided on an insulating substrate, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, wherein at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111).
Claim 3
Dependent Claim 109 words
A thin film transistor comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, the source, channel and drain regions being provided on an insulating substrate, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, wherein at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111) so as to have a larger carrier mobility than that of a thin film transistor having a channel region made of a polycrystalline silicon film with (100) or (110) dominant orientation.
Claim 4
Dependent Claim 109 words
A thin film transistor comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, the source, channel and drain regions being provided on an insulating substrate, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, wherein at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111) so as to have a larger carrier mobility than that of a thin film transistor having a channel region made of a polycrystalline silicon film with (100) or (110) dominant orientation.
Claim 5
Dependent Claim 34 words
The thin film transistor according to claim 2, wherein each of said source region, said drain region and said channel region is made of said polycrystalline silicon film having said dominant orientation of (111).
Claim 6
Dependent Claim 35 words
The thin film transistor according to claim 3, wherein each of said source region, said drain region and said channel region is formed from a single polycrystalline silicon film, having said dominant orientation of (111).
Claim 7
Dependent Claim 32 words
The thin film transistor according to claim 2, further comprising a gate oxide film between the channel region and the gate electrode, and wherein the thin film transistor is an MOS transistor.
Claim 8
Dependent Claim 178 words
A semiconductor apparatus comprising a display part and a control circuit part, the display part including pixels, each having a first thin film transistor, pixel electrodes and display medium, arranged in a matrix form, the control circuit part including second thin film transistors, for controlling the display part, each of the first and second thin film transistors comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, the source, drain and channel regions being provided on an insulating substrate, wherein, for at least one of the first thin film transistors and the second thin film transistors, at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111) so as to have a larger carrier mobility than that of a thin film transistor having a channel region made of a polycrystalline silicon film with (100) or (110) dominant orientation.
Claim 9
Dependent Claim 178 words
A semiconductor apparatus comprising a display part and a control circuit part, the display part including pixels, each having a first thin film transistor, pixel electrodes and display medium, arranged in a matrix form, the control circuit part including second thin film transistors, for controlling the display part, each of the first and second thin film transistors comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, the source, drain and channel regions being provided on an insulating substrate, wherein, for at least one of the first thin film transistors and the second thin film transistors, at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111) so as to have a larger carrier mobility than that of a thin film transistor having a channel region made of a polycrystalline silicon film with (100) or (110) dominant orientation.
Claim 10
Dependent Claim 46 words
A semiconductor apparatus according to claim 6, wherein each of the source region, the channel region and the drain region of said at least one of the first and second thin film transistors is made of the polycrystalline silicon film having the dominant orientation of (111).
Claim 11
Dependent Claim 39 words
A thin film semiconductor apparatus according to claim 7, wherein said display part and said control circuit part are formed on a same insulating substrate, the first and second thin film transistors being formed on said same insulating substrate.
Claim 12
Dependent Claim 55 words
A semiconductor apparatus according to claim 6, wherein at least the channel region of the first thin film transistors is formed of a first polycrystalline silicon film, having a different dominant orientation than that of a second polycrystalline silicon film from which at least the channel region of the second thin film transistors is formed.
Claim 13
Dependent Claim 34 words
A semiconductor apparatus according to claim 9, wherein the second polycrystalline silicon film has a dominant orientation of (111), and the first polycrystalline silicon film has a dominant orientation different from the (111) orientation.
Claim 14
Dependent Claim 19 words
A semiconductor apparatus according to claim 10, wherein the first polycrystalline silicon film has a dominant orientation of (110).
Claim 15
Dependent Claim 76 words
A semiconductor apparatus according to claim 6, wherein the source, drain and channel regions of the first thin film transistors are formed from a first polycrystalline silicon film and the source, drain and channel regions of the second thin film transistors are formed from a second polycrystalline silicon film, the first and second polycrystalline silicon films having different dominant orientations, with one of the first and second polycrystalline silicon films having the dominant orientation of (111).
Claim 16
Dependent Claim 19 words
A semiconductor apparatus according to claim 12, wherein the second polycrystalline silicon film has a dominant orientation of (111).
Claim 17
Dependent Claim 19 words
A semiconductor apparatus according to claim 13, wherein the first polycrystalline silicon film has a dominant orientation of (110).
Claim 18
Dependent Claim 148 words
A semiconductor apparatus comprising a display part and a control circuit part, the display part including pixels, each having a first thin film transistor, pixel electrodes and a display medium, arranged in a matrix form, the control circuit part including second thin film transistors, for controlling the display part, each of the first and second thin film transistors comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, the source, drain and channel regions being provided on an insulating substrate, wherein, for at least one of the first thin film transistors and the second thin film transistors, at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111).
Claim 19
Dependent Claim 148 words
A semiconductor apparatus comprising a display part and a control circuit part, the display part including pixels, each having a first thin film transistor, pixel electrodes and a display medium, arranged in a matrix form, the control circuit part including second thin film transistors, for controlling the display part, each of the first and second thin film transistors comprising a channel region, a source region and a drain region, the channel region bridging between the source and drain regions, a gate electrode overlying the channel region, and source and drain electrodes respectively in ohmic contact with the source and drain regions, the source, drain and channel regions being provided on an insulating substrate, wherein, for at least one of the first thin film transistors and the second thin film transistors, at least the channel region is made of a polycrystalline silicon film having a dominant orientation of (111).

References Cited (Backward Citations)

US3969753A Cited
JPS50153433A Cited
JPS5245880A Cited
JPS54153583A Cited
US4768076A Cited
JPS61139056A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-10-06 1996-04-06 1996-10-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-10-06 2000-04-06 2000-10-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-10-06 2004-04-06 2004-10-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag