← Back to Patent Explorer
US5148389A Expired / Lapsed US ⏱️ 0.0 years remaining

Modular expansion bus configuration

Assignee: Unisys Corp
•
Filing: 1988-04-05
•
Granted: 1992-09-15
•
Expires: 2008-04-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A technique for assigning addresses to modular units connected to a computer system expansion bus. A unique address is initially generated in a controller module attached to the expansion bus and is transferred to the first one of several serially coupled expansion modules. The first modules receives the unique address which now identifies that module and generates a new unique address from the received unique address. The new unique address is transferred to the next expansion module which uses the received address to identify itself. The steps are repeated until each expansion module has received a unique address to identify itself. In each module, a Read Only Memory (ROM) is used to receive the unique address from the previous module and to generate a new address for the next module.

Inventors

  • 👤 Jodie K. Hughes

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 13:27
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0669; G06F12/0676

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 164 words
A modular computer system comprising: a controller module; a bus connected to said controller module; a plurality of serially connected expansion modules coupled to said bus following said controller module, each said expansion module having address input means for receiving a bus address from a preceding module, means for generating a next module address from the address supplied to the address input means, and address output means for supplying the next module address to the bus for receipt by a next succeeding module, said controller module including means for generating the bus address of a first one of said plurality of serially connected modules, and address output means for coupling the first module address to the bus for receipt by said first one of said plurality of serially connected modules whereby the address of the first one of said modules is generated by said controller and the addresses of the remaining ones of said expansion modules are each generated by a preceding expansion module.
Claim 2
Dependent Claim 164 words
A modular computer system comprising: a controller module; a bus connected to said controller module; a plurality of serially connected expansion modules coupled to said bus following said controller module, each said expansion module having address input means for receiving a bus address from a preceding module, means for generating a next module address from the address supplied to the address input means, and address output means for supplying the next module address to the bus for receipt by a next succeeding module, said controller module including means for generating the bus address of a first one of said plurality of serially connected modules, and address output means for coupling the first module address to the bus for receipt by said first one of said plurality of serially connected modules whereby the address of the first one of said modules is generated by said controller and the addresses of the remaining ones of said expansion modules are each generated by a preceding expansion module.
Claim 3
Dependent Claim 18 words
The invention of claim 1 wherein said means for generating the next module address includes a memory device.
Claim 4
Dependent Claim 40 words
The invention of claim 2 wherein said memory device comprises a read only memory unit having an address input terminal coupled to said expansion module address input means and an output terminal coupled to said expansion module address output means.
Claim 5
Dependent Claim 203 words
A module computer system comprising: a system controller; a main bus coupled to said system controller; a plurality of serially connected processor modules coupled to said main bus; an expansion controller module coupled to one of said processor modules; an expansion bus coupled to said expansion controller module; and a plurality of serially connected expansion modules coupled to said expansion bus, each said expansion module having address input means for receiving a bus address from a preceding module, means for generating a next module address from the address supplied to the address input means, and address output means for supplying the next module address to the bus for receipt by a next succeeding expansion module, said expansion controller module including means for generating the bus address of a first one of said plurality of serially connected expansion modules, and address output means for supplying the first expansion module address to the expansion bus for receipt by said first one of said plurality of serially connected expansion modules, whereby the address of the first one of said expansion modules is generated by said expansion controller module and the address of each remaining one of said expansion modules is generated by a preceeding expansion module.
Claim 6
Dependent Claim 203 words
A module computer system comprising: a system controller; a main bus coupled to said system controller; a plurality of serially connected processor modules coupled to said main bus; an expansion controller module coupled to one of said processor modules; an expansion bus coupled to said expansion controller module; and a plurality of serially connected expansion modules coupled to said expansion bus, each said expansion module having address input means for receiving a bus address from a preceding module, means for generating a next module address from the address supplied to the address input means, and address output means for supplying the next module address to the bus for receipt by a next succeeding expansion module, said expansion controller module including means for generating the bus address of a first one of said plurality of serially connected expansion modules, and address output means for supplying the first expansion module address to the expansion bus for receipt by said first one of said plurality of serially connected expansion modules, whereby the address of the first one of said expansion modules is generated by said expansion controller module and the address of each remaining one of said expansion modules is generated by a preceeding expansion module.
Claim 7
Dependent Claim 18 words
The invention of claim 4 wherein said means for generating the next module address includes a memory device.
Claim 8
Dependent Claim 41 words
The invention of claim 5 wherein said memory device comprises a read only memory unit having an address input terminal coupled to said expansion module address input means and an address output terminal coupled to said expansion module address input means.
Claim 9
Independent Claim 157 words
A method of assigning a bus address to each expansion module in a computer system having a controller coupled by an expansion bus to a plurality of serially coupled expansion modules, said method comprising the steps of: (a) generating in the controller an address for a first expansion module in the system; (b) supplying the address for the first expansion module from the controller to the first expansion module; (c) generating at the first expansion module an address for a next module from the address supplied to the first module; (d) supplying the address generated in step (c) to the next module; (e) generating at the next module an address for a subsequent module from the address supplied to said next module; (f) supplying the address generated in step (e) to the subsequent module; and (g) repeating said steps of (e) generating and (f) supplying at successive modules until all modules have been supplied with an address.
Claim 10
Independent Claim 157 words
A method of assigning a bus address to each expansion module in a computer system having a controller coupled by an expansion bus to a plurality of serially coupled expansion modules, said method comprising the steps of: (a) generating in the controller an address for a first expansion module in the system; (b) supplying the address for the first expansion module from the controller to the first expansion module; (c) generating at the first expansion module an address for a next module from the address supplied to the first module; (d) supplying the address generated in step (c) to the next module; (e) generating at the next module an address for a subsequent module from the address supplied to said next module; (f) supplying the address generated in step (e) to the subsequent module; and (g) repeating said steps of (e) generating and (f) supplying at successive modules until all modules have been supplied with an address.
Claim 11
Dependent Claim 48 words
The invention of claim 7 wherein each expansion module includes a subsequent module address generator; and wherein said step (d) of generating is performed by causing the subsequent module address generator in said next module to generate said subsequent module address from the address supplied in step (c).

References Cited (Backward Citations)

US4468729A Cited
US4701878A Cited
US4727475A Cited
US4760553A Cited
US4849752A Cited
US4951248A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-09-15 1996-03-16 1996-09-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-09-15 2000-03-16 2000-09-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-09-15 2004-03-16 2004-09-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag