Patent US5138632A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5138632A Expired / Lapsed US ⏱️ 0.0 years remaining

Correlation pulse generating circuit

Assignee: Faurecia Clarion Electronics Co Ltd
•
Filing: 1990-11-28
•
Granted: 1992-08-11
•
Expires: 2010-11-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A correlation pulse generating circuit uses a delay circuit for delaying an output of an absolute value detecting circuit corresponding to an A/D-converted output of a correlation spike, so that amplitude information of a current correlation spike can be used for detection of the correlation spike.

Inventors

  • 👤 Yoshitaka Uchida

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:38
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/69; H04B1/707

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 154 words
A correlation pulse generating circuit used in a spread spectrum receiver for obtaining a correlation pulse from a correlation spike obtained by correlating a received signal with a reference signal in a correlator, comprising: an A/D converting circuit for A/D-converting said correlation spike; an absolute value detecting circuit for detecting an absolute value of an output of said A/D converting circuit; a peak value detecting circuit for detecting a value corresponding to a peak of an output of said absolute value detecting circuit; a threshold value setting circuit responsive to an output of said peak value detecting circuit for generating a threshold value signal; a first delay circuit for delaying the output of said absolute value detecting circuit by one period of said correlation spike; and a comparing circuit for comparing an output of said delay circuit with said threshold value signal and for generating a correlation pulse in accordance with the comparison result.
Claim 2
Dependent Claim 154 words
A correlation pulse generating circuit used in a spread spectrum receiver for obtaining a correlation pulse from a correlation spike obtained by correlating a received signal with a reference signal in a correlator, comprising: an A/D converting circuit for A/D-converting said correlation spike; an absolute value detecting circuit for detecting an absolute value of an output of said A/D converting circuit; a peak value detecting circuit for detecting a value corresponding to a peak of an output of said absolute value detecting circuit; a threshold value setting circuit responsive to an output of said peak value detecting circuit for generating a threshold value signal; a first delay circuit for delaying the output of said absolute value detecting circuit by one period of said correlation spike; and a comparing circuit for comparing an output of said delay circuit with said threshold value signal and for generating a correlation pulse in accordance with the comparison result.
Claim 3
Dependent Claim 34 words
The correlation pulse generating circuit according to claim 1 further comprising a second delay circuit for delaying the output of said A/D converting circuit and for obtaining the most significant bit of the output.
Claim 4
Dependent Claim 25 words
The correlation pulse generating circuit according to claim 2 wherein said second delay circuit delays to input signal by one period of said correlation spike.
Claim 5
Dependent Claim 38 words
The correlation pulse generating circuit according to claim 2 wherein said first and second delay circuits are each composed of a shift register em as its clock a sampling signal used for sampling by said A/D converting circuit.
Claim 6
Dependent Claim 38 words
The correlation pulse generating circuit according to claim 3 wherein said first and second delay circuits are each composed of a shift register employing as its clock a sampling signal used for sampling by said A/D converting circuit.

References Cited (Backward Citations)

US4884284A Cited
US4943977A Cited
US4943974A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-08-11 1996-02-10 1996-08-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-08-11 2000-02-10 2000-08-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-08-11 2004-02-10 2004-08-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag