Address decoder array composed of CMOS

Claim 2

An address decoder apparatus composed of CMOS, comprising: first logical block composed of first-channel-type MISFETs; second logical block composed of second-channel-type MISFETs and arranged adjacently in the second direction of said first logical block; input wires which are extendedly formed in the second direction parallel with the direction along which said first and second logical blocks are arranged so that the input wires will cross said first and second logical blocks and which connects with bit signals configuring address signal and sends gate signal to each gate of said first- and second-channel-type MISFETs configuring said first and second logical blocks respectively through said input wires in the first and second logical blocks; and an output circuit having output wires set in the first direction perpendicular to said second direction from said first and second logical blocks and connected in parallel.

Claim 3

An apparatus according to claim 1, wherein said first logical block is composed of P-channel MISFETs and said second logical block is composed of N-channel MISFETs.

Claim 4

An apparatus according to claim 1, wherein said first logical block has first MISFET circuits made by parallely connecting the first-channel-type MISFETs corresponding to the number of bits of said input address signal and each MISFET circuits are connected between a power source and said output wire.

Claim 5

An apparatus according to claim 1, wherein said second logical block has second MISFET circuits made by serially connecting the second-channel-type MISFETs corresponding to the number of bits of said input address signal and each MISFET circuits are connected between a power source and said output wire.

Claim 6

An apparatus according to claim 1, wherein said first logical block has first P-channel MISFET circuits made by parallely connecting the P-channel-type MISFETs corresponding to the number of bits of said input address signal, said second logical block has second N-channel MISFET circuits made by serially connecting the N-channel-type MISFETs corresponding to the number of bits of said input address signal, a set of local decode circuit is composed of a set of said first and second MISFET circuits, and each gate of P-channel MISFET configuring said first MISFET circuits of the local decode circuit and that of N-channel MISFET configuring said second MISFET circuit are arranged along said input wire extending in the second direction along which said first and second logical blocks are arranged.

Claim 7

An apparatus according to claim 5, wherein the simultaneously-connected source and drain of P-channel MISFETs connected in parallel and configuring set of MISFET circuits of said first logical block are formed along a wire extendedly formed in said first direction and the wire is connected to said output wire.

Claim 8

An apparatus according to claim 5, wherein N-channel MISFETs connected in series and configuring set of second MISFET circuits of said second logical block are connected to wires extendedly formed in said first direction and the wires are connected to said output wire.

Claim 9

An address decoder apparatus composed of CMOS, comprising: local decoding circuits each of which has a P-channel MISFET circuit composed of parallely-connected P-channel MISFETs corresponding to the number of bits of address signal and a N-channel MISFET circuit composed of serially-connected N-channel MISFETs corresponding to the number of bits of address signal and in which said P-channel and N-channel MISFETs are respectively correspondingly combined and each gate of the combined P-channel and N-channel MISFETs are arranged on a line extending in the second direction; input wires set by corresponding to each bits configuring address signal, which is extendedly set in said second direction and connected to said gate arranged on the line of said decode circuit; first output wires which are extendedly formed in the first direction perpendicular to said second direction and connects with source of the P-channel MISFETs configuring said P-channel MISFET circuits of said local decode circuits are connected in common; second output wires which are extendedly formed in said first direction and connects with either source of said P-channel MISFETs connected in series and configuring said N-channel MISFET circuits of said decode circuits; and output wires to which the first and second output wires extended from said local decoding circuits are connected in parallel.

Claim 10

An address decoder apparatus composed of CMOS, comprising: local decoding circuits each of which has a P-channel MISFET circuit composed of parallely-connected P-channel MISFETs corresponding to the number of bits of address signal and a N-channel MISFET circuit composed of serially-connected N-channel MISFETs corresponding to the number of bits of address signal and in which said P-channel and N-channel MISFETs are respectively correspondingly combined and each gate of the combined P-channel and N-channel MISFETs are arranged on a line extending in the second direction; input wires set by corresponding to each bits configuring address signal, which is extendedly set in said second direction and connected to said gate arranged on the line of said decode circuit; first output wires which are extendedly formed in the first direction perpendicular to said second direction and connects with source of the P-channel MISFETs configuring said P-channel MISFET circuits of said local decode circuits are connected in common; second output wires which are extendedly formed in said first direction and connects with either source of said P-channel MISFETs connected in series and configuring said N-channel MISFET circuits of said decode circuits; and output wires to which the first and second output wires extended from said local decoding circuits are connected in parallel.