US5136699A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logical address generating device for an instruction specifying two words, each divided into two parts
Assignee: NEC Corp
•
Filing: 1989-09-26
•
Granted: 1992-08-04
•
Expires: 2009-09-26
Abstract
Abstract On generating a logical address from first through third words where the third word has a predetermined word length and the first and the second words are longer, a lower sum is calculated together with a carry by using the third word and first and second lower parts which are selected from the first and the second words to have predetermined word length. The carry is either a binary zero or a binary one bit. Necessity or lack of necessity for addition of first and second higher parts and the carry is decided by using the second higher part and the carry. When the addition is unnecessary, the first higher part and the lower sum are concatenated into the logical address. If the addition is necessary, a higher sum of the first and second higher parts and the carry is calculated and concentrated with the lower sum into the logical address. The addition is unnecessary either when the second higher part consists of binary zero bits and the carry is the binary zero bit or when the second highest part consists of binary one bits and the carry is the binary one bit.
Inventors
- 👤 Yasushi Yokoyama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 00:19
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/34; G06F9/355
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
378 words
An address generating device for use in a digital data processing system generating a logical address from an instruction code supplied thereto and specifying first, second, and third elements, each of said first and said second elements being of a double word length, said third element being of a predetermined bit length shorter than a single word length, said logical address being of a double word length, said device comprising: first selecting means for selecting one of a higher half or a lower half of said first element; second selecting means for selecting one of a higher half or a lower half of said second element; an adder of a single word length, connected to said first and said second selecting means and supplied with said third element for adding said third element and said lower half of each of said first and said second elements to calculate a lower carry signal and to calculate a lower sum of a single word length in a first address-calculating mode, or for adding said lower carry signal and said higher half of each of said first and said second elements to calculate a higher carry signal and to calculate a higher sum of a single word length in a second address-calculating mode; holding means connected to said adder for holding said lower carry signal; decision means, supplied with said lower carry signal and said higher half of said second element, for deciding whether it is necessary to set said second address-calculating mode for adding said higher half of each of said first and said second elements and said lower carry signal from said holding means, third selecting means for selecting said third element or said lower carry signal from said holding means; fourth selecting means, supplied with said higher sum calculated by said adder and said higher half of said first element, for selecting a higher half of said logical address of a double word length; and a logical address register of a double word length for storing an output of said fourth selecting means as a higher half and said lower sum calculated by said adder in said first address-calculating mode as a lower half and for concatenating a higher half and a lower half of said logical address.
Claim 2
Dependent Claim
378 words
An address generating device for use in a digital data processing system generating a logical address from an instruction code supplied thereto and specifying first, second, and third elements, each of said first and said second elements being of a double word length, said third element being of a predetermined bit length shorter than a single word length, said logical address being of a double word length, said device comprising: first selecting means for selecting one of a higher half or a lower half of said first element; second selecting means for selecting one of a higher half or a lower half of said second element; an adder of a single word length, connected to said first and said second selecting means and supplied with said third element for adding said third element and said lower half of each of said first and said second elements to calculate a lower carry signal and to calculate a lower sum of a single word length in a first address-calculating mode, or for adding said lower carry signal and said higher half of each of said first and said second elements to calculate a higher carry signal and to calculate a higher sum of a single word length in a second address-calculating mode; holding means connected to said adder for holding said lower carry signal; decision means, supplied with said lower carry signal and said higher half of said second element, for deciding whether it is necessary to set said second address-calculating mode for adding said higher half of each of said first and said second elements and said lower carry signal from said holding means, third selecting means for selecting said third element or said lower carry signal from said holding means; fourth selecting means, supplied with said higher sum calculated by said adder and said higher half of said first element, for selecting a higher half of said logical address of a double word length; and a logical address register of a double word length for storing an output of said fourth selecting means as a higher half and said lower sum calculated by said adder in said first address-calculating mode as a lower half and for concatenating a higher half and a lower half of said logical address.
Claim 3
Dependent Claim
103 words
A device as claimed in claim 1, wherein: said decision means decides that it is unnecessary to set said second address-calculating mode for adding either when said lower carry signal delivered by said adder is a binary zero bit and said higher half of said second element consists of binary zero bits in said first address-calculating mode or when said lower carry signal delivered by said adder is a binary one bit and said higher half of said second element consists of binary one bits in said first address-calculating mode, and said decision means otherwise deciding that said second address-calculating mode is necessary.
Claim 4
Dependent Claim
118 words
A device as claimed in claim 2, wherein: said decision means generates a first selection signal for causing said first and said second selecting means to select to deliver respectively said lower half of each of said first and second elements to said adder and said third selecting means to select to deliver said third element to said adder in said first address-calculation mode, or for causing said first and said second selecting means to select to deliver said higher half of each of said first and said second elements to said adder and said third selecting means to select to deliver said lower carry signal from said holding means to said adder in said second address-calculating mode.
Claim 5
Dependent Claim
90 words
A device as claimed in claim 3, wherein: said decision means generates a second selection signal for, when it is unnecessary to set said second address-calculating mode for adding, causing said fourth selecting means to select said higher half of said first element in said first address-calculating mode, and for, when it is necessary to set said second address-calculating mode for adding, causing said fourth selecting means to select said higher sum calculated by said adder in said second address-calculating mode to deliver said higher half of said logical address.
References Cited (Backward Citations)
US4385352A
Cited
US3938096A
Cited
US3949378A
Cited
US3976978A
Cited
US4240139A
Cited
US4206503A
Cited
US4361868A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-04 | 1996-02-03 | 1996-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-04 | 2000-02-03 | 2000-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-04 | 2004-02-03 | 2004-08-04 | $7700.00 | Window Closed / Lapsed |