US5134447A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Neutral impurities to increase lifetime of operation of semiconductor devices
Assignee: Nokia Bell Labs
•
Filing: 1990-08-27
•
Granted: 1992-07-28
•
Expires: 2010-08-27
Abstract
Abstract In order to reduce the rate of (hot charge-carrier) degradation of semiconductor devices formed in a semiconductor body, a neutral impurity--such as germanium in silicon MOS transistors--is introduced into the body in a neighborhood of an intersection of a p-n junction with a surface of the body.
Inventors
- 👤 Kwok K. Ng
- 👤 Chien-Shing Pai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 00:27
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/17; H10D62/213; H10D62/221; H10D62/235; H10D62/80; H10D62/83; H10D62/834; H10P30/208
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
149 words
In an integrated circuit incorporated at a major surface of semiconductor body, a device comprising a p-n junction which intersects the surface of the semiconductor body, the junction being formed by the interface of first and second regions of the semiconductor body, the first and second regions having first and second conductivity types, respectively, owing to respective first and second concentrations of conductivity-type determining impurities of the first and second types, the first concentration at the p-n junction being higher than the second thereat, the improvement being that a portion of the second region which is contiguous with at least one-half the intersection of the p-n junction with the surface of the semiconductor body everywhere contains a concentration of neutral impurities which is at least as high as the second concentration in the second region at the intersection of the p-n junction with the surface of the semiconductor body.
Claim 2
Dependent Claim
149 words
In an integrated circuit incorporated at a major surface of semiconductor body, a device comprising a p-n junction which intersects the surface of the semiconductor body, the junction being formed by the interface of first and second regions of the semiconductor body, the first and second regions having first and second conductivity types, respectively, owing to respective first and second concentrations of conductivity-type determining impurities of the first and second types, the first concentration at the p-n junction being higher than the second thereat, the improvement being that a portion of the second region which is contiguous with at least one-half the intersection of the p-n junction with the surface of the semiconductor body everywhere contains a concentration of neutral impurities which is at least as high as the second concentration in the second region at the intersection of the p-n junction with the surface of the semiconductor body.
Claim 3
Dependent Claim
43 words
In an integrated circuit, the device of claim 1 in which the portion of the second region laterally extends, at the surface of the body from the intersection of the junction into the second region, for a distance of at least 0.01 micrometer.
Claim 4
Dependent Claim
51 words
In an integrated circuit, the device of claim 1 in which the first region of the device is the drain region of an MOS transistor, and in which the portion of the second region is contiguous with substantially the entire intersection of the p-n junction with the surface of the body.
Claim 5
Dependent Claim
76 words
In an integrated circuit, the device of claim 1 in which the first region of the device is the drain region of a silicon MOS transistor device having a channel contiguous with the drain region, in which the concentration of neutral impurities is at least 3×10 17 germanium atoms or ions per cubic centimeter, and in which such concentration extends laterally beyond the drain region into the channel for a distance of at least 0.01 micrometers.
Claim 6
Dependent Claim
26 words
In an integrated circuit, the device of claim 4 in which an insulator layer overlies the surface of the body where the p-n junction intersects it.
Claim 7
Dependent Claim
26 words
In an integrated circuit, the device of claim 3 in which an insulator layer overlies the surface of the body where the p-n junction intersects it.
Claim 8
Dependent Claim
26 words
An integrated circuit comprising the device recited claim 1 in which an insulator layer overlies the surface of the body where the p-n junction intersects it.
Claim 9
Dependent Claim
15 words
An integrated circuit according to claim 4 in which the first region is n-type conductivity.
Claim 10
Dependent Claim
15 words
An integrated circuit according to claim 1 in which the first region is n-type conductivity.
References Cited (Backward Citations)
US4636822A
Cited
US4613882A
Cited
US4680603A
Cited
US4683645A
Cited
US4843023A
Cited
US4837173A
Cited
US4835112A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-07-28 | 1996-01-27 | 1996-07-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-07-28 | 2000-01-27 | 2000-07-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-07-28 | 2004-01-27 | 2004-07-28 | $7700.00 | Window Closed / Lapsed |