Abstract A circuit for connecting sequentially a plurality of devices to be tested to a test apparatus. The circuit is of a structure which allows one device to be connected to the test apparatus at one time. The circuit includes a scanner for scanning the devices under test. The includes a shift register which performs shift operation in response to a scan command signal, AND circuits each having one input to which an output of the shift register is applied and the other input to which a signal indicating presence or absence of the associated device under test is applied, and a NOR circuit having inputs supplied with the outputs of the AND circuits, respectively. Further, the circuit includes NAND circuits each having one input to which the output of the corresponding one of the AND circuits is applied and the other input to which a pin card relay drive signal is applied. Still further, a binary coded decimal (BCD) conversion ROM is included to which the output of the NOR circuit is applied as an enable signal are provided. A relay incorporated in each of pin cards provided in association with the devices under test is driven by the output of the corresponding one of the NAND circuits to connect the corresponding device under test to a measuring apparatus. IC device test apparatus can be realized inexpensively with a simple structure.
A circuit for connecting sequentially a plurality of devices to be tested to measuring means, comprising: circuit means for scanning said devices to be tested, said circuit means including a shift register which performs shift operation in response to a scan command signal, AND circuits each having one input to which an output of said shift register is applied and the other input to which a signal generated by the measuring means is applied and which indicates the presence or absence of the associated device to be tested, and a NOR circuit having inputs supplied from the outputs of said AND circuits, respectively; NAND circuits each having one input to which the output of a corresponding one of said AND circuits is applied and the other input to which a pin card relay drive signal of a pin card is applied, said drive signal being generated by a binary coded decimal conversion ROM; and said binary coded decimal conversion ROM receiving an output of said NOR circuit which serves as an enable signal, said ROM having input addresses for receiving binary scanning data from a pin card scanning counter and converter the data into the decimal number corresponding to said pin card relay drive signal of said pin card; wherein a relay incorporated in each of said pin cards is provided in association with said device to be tested and is driven by the output of the corresponding one of said NAND circuits so as to connect said measuring means to said pin card whose relay has applied thereto said relay drive signal.
Claim 2
Dependent Claim
263 words
A circuit for connecting sequentially a plurality of devices to be tested to measuring means, comprising: circuit means for scanning said devices to be tested, said circuit means including a shift register which performs shift operation in response to a scan command signal, AND circuits each having one input to which an output of said shift register is applied and the other input to which a signal generated by the measuring means is applied and which indicates the presence or absence of the associated device to be tested, and a NOR circuit having inputs supplied from the outputs of said AND circuits, respectively; NAND circuits each having one input to which the output of a corresponding one of said AND circuits is applied and the other input to which a pin card relay drive signal of a pin card is applied, said drive signal being generated by a binary coded decimal conversion ROM; and said binary coded decimal conversion ROM receiving an output of said NOR circuit which serves as an enable signal, said ROM having input addresses for receiving binary scanning data from a pin card scanning counter and converter the data into the decimal number corresponding to said pin card relay drive signal of said pin card; wherein a relay incorporated in each of said pin cards is provided in association with said device to be tested and is driven by the output of the corresponding one of said NAND circuits so as to connect said measuring means to said pin card whose relay has applied thereto said relay drive signal.
Claim 3
Dependent Claim
40 words
A circuit according to claim 1, wherein said circuit is adapted to test sequentially a plurality of IC devices each of which serves as the device to be tested and each of which is equipped with a plurality of pins.