← Back to Patent Explorer
US5124772A Expired / Lapsed US ⏱️ 0.0 years remaining

Insulated gate bipolar transistor with a shortened carrier lifetime region

Assignee: Toshiba Corp
•
Filing: 1990-09-10
•
Granted: 1992-06-23
•
Expires: 2010-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a power semiconductor device such as an IGBT, a fifth region of n conductivity type is provided. The fifth region is formed in a portion of a second region (drain region) contacting an insulating layer below the gate layer. The fifth region contacts a third region (base region) and has an impurity concentration higher than that of the second region. Therefore, even when a carrier life time is sufficiently short, an electron distribution density can be kept high in the entire fifth region and the second region under the third region (base region) near the fifth region, and the localization of a hole current is moderated (in a case of a p-type base and an n-type drain). As a result, a maximum controllable current is increased, and a wide safe operation area can be obtained.

Inventors

  • 👤 Makoto Hideshima
  • 👤 Tetsujiro Tsunoda
  • 👤 Masashi Kuwahara
  • 👤 Shingo Yanagida

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 11:46
CPC Classifications
H; H10; H10D; H10D12/00; H10D12/411; H10D12/441; H10D62/00; H10D62/10; H10D62/124; H10D62/126; H10D62/127; H10D62/13; H10D62/149; H10D62/151; H10D62/50; H10D62/53; H10D62/60; Y; Y10; Y10S; Y10S438/00; Y10S438/904

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 156 words
A power semiconductor device comprising: a first region comprising a semiconductor layer of a first conductivity type; a second region comprising at least one semiconductor layer of a second conductivity type on said first region; a third region comprising a semiconductor layer of the first conductivity type in said second region, said third region having an exposed surface; a fourth region comprising a semiconductor layer of the second conductivity type in said third region, said fourth region having an exposed surface; a fifth region comprising a semiconductor layer of the second conductivity type in said second region, said fifth region having an impurity concentration higher than that of said second region, and said fifth region having an exposed surface; an insulating layer on said exposed surfaces of said third, fourth and fifth regions; and a gate layer formed on said insulating layer; wherein said second region has a carrier life time shorter than 5×10 -7 s.
Claim 2
Dependent Claim 156 words
A power semiconductor device comprising: a first region comprising a semiconductor layer of a first conductivity type; a second region comprising at least one semiconductor layer of a second conductivity type on said first region; a third region comprising a semiconductor layer of the first conductivity type in said second region, said third region having an exposed surface; a fourth region comprising a semiconductor layer of the second conductivity type in said third region, said fourth region having an exposed surface; a fifth region comprising a semiconductor layer of the second conductivity type in said second region, said fifth region having an impurity concentration higher than that of said second region, and said fifth region having an exposed surface; an insulating layer on said exposed surfaces of said third, fourth and fifth regions; and a gate layer formed on said insulating layer; wherein said second region has a carrier life time shorter than 5×10 -7 s.
Claim 3
Dependent Claim 27 words
A device according to claim 1, wherein a plurality of said third regions are present, and each of said third regions is surrounded by said fifth region.
Claim 4
Dependent Claim 27 words
A device according to claim 1, wherein a plurality of said fifth regions are present, and each of said fifth regions is surrounded by said third region.
Claim 5
Dependent Claim 28 words
A device according to claim 1, wherein a depth of said fifth region falls within a range of 0.5 to 1.1 times a depth of said third region.
Claim 6
Dependent Claim 22 words
A device according to claim 1, wherein a planar geometric shape of said fifth region is of a polygon having obtuse angles.
Claim 7
Dependent Claim 26 words
A device according to claim 1, wherein a planar geometric shape of said fifth region is of a multilateral having a predetermined curvature at each corner.
Claim 8
Dependent Claim 16 words
A device according to claim 1, wherein said carrier lifetime is responsive to an electron beam.
Claim 9
Dependent Claim 16 words
A device according to claim 1, wherein said carrier lifetime is responsive to a neutron beam.

References Cited (Backward Citations)

GB2088631A Cited
JPS57120369A Cited
WO1982002981A1 Cited
JPS5868979A Cited
JPS59149058A Cited
JPS6164165A Cited
JPS63127571A Cited
DE3823270A1 Cited
US5017508A Cited
US4925812A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-06-23 1995-12-23 1996-06-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-06-23 1999-12-23 2000-06-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-06-23 2003-12-23 2004-06-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag