US5121293A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for interconnecting devices using tab in board technology
Assignee: Sun Microsystems Inc
•
Filing: 1991-08-08
•
Granted: 1992-06-09
•
Expires: 2011-08-08
Abstract
Abstract A Tape Automated Bonding (TAB) process prepared multi-chip module (MCM) has semiconductor dice embedded into the substrate of the MCM through its top face. A heatsink, which in a preferred embodiment is a copper slug, is emplaced into the underside of the substrate so that the bottom surfaces of the dice engage the heatsink. A compliant, heat-conducting thermoplastic material is used to secure the dice to the heatsink and to maintain a good heat flow path. According to the present invention, the TAB formed component has beam leads that do not require bending to facilitate assembly. Rather, the beam leads are trimmed to length, leaving straight outer beam leads that, after the die is installed in the substrate, extend parallel to and overlie the top face of the substrate. The beam leads are thus positioned for convenient bonding to signal paths laid out on the top face of the substrate.
Inventors
- 👤 Alfred S. Conte
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 21:52
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/688; Y; Y10; Y10T; Y10T29/00; Y10T29/53; Y10T29/5313; Y10T29/5317
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
222 words
A multi-chip module comprising: a packaging substrate having top and bottom faces wherein a plurality of cavities are disposed into the top face of the substrate; thermal conduction means embedded into the bottom face of the substrate such that a top surface of the thermal conduction means is in communication with the cavities; a plurality of semiconductor chips each having top and bottom surfaces wherein the top surface has electrical contacts, and wherein the plurality of chips are disposed inside the cavities such that each bottom surface engages the top surface of the thermal conduction means and each top surface is substantially flush with the top face of the packaging substrate; a flexible dielectric film having top and bottom surfaces and a plurality of openings therein, wherein the top surface is provided with a plurality of beam leads formed thereon and projecting coplanar with the top face of the substrate inward into the openings and outward away from the openings at a perimeter of the film, and wherein the flexible dielectric film is mounted to the top face of the substrate in such alignment that the chips protrude through the openings and the beam leads can be connected to the electrical contacts; and interconnect means disposed on the substrate for connecting the beam leads to an external signal, power or ground source.
Claim 2
Dependent Claim
222 words
A multi-chip module comprising: a packaging substrate having top and bottom faces wherein a plurality of cavities are disposed into the top face of the substrate; thermal conduction means embedded into the bottom face of the substrate such that a top surface of the thermal conduction means is in communication with the cavities; a plurality of semiconductor chips each having top and bottom surfaces wherein the top surface has electrical contacts, and wherein the plurality of chips are disposed inside the cavities such that each bottom surface engages the top surface of the thermal conduction means and each top surface is substantially flush with the top face of the packaging substrate; a flexible dielectric film having top and bottom surfaces and a plurality of openings therein, wherein the top surface is provided with a plurality of beam leads formed thereon and projecting coplanar with the top face of the substrate inward into the openings and outward away from the openings at a perimeter of the film, and wherein the flexible dielectric film is mounted to the top face of the substrate in such alignment that the chips protrude through the openings and the beam leads can be connected to the electrical contacts; and interconnect means disposed on the substrate for connecting the beam leads to an external signal, power or ground source.
Claim 3
Dependent Claim
24 words
The multi-chip module of claim 1, wherein the chips are bonded to the thermal conduction means by use of a compliant, heat-conducting thermoplastic material.
Claim 4
Dependent Claim
15 words
The multi-chip module of claim 2, wherein the substrate is made from a ceramic material.
Claim 5
Dependent Claim
15 words
The multi-chip module of claim 2, wherein the substrate is made from a polyimide material.
Claim 6
Dependent Claim
15 words
The multi-chip module of claim 2, wherein the film is made from a polyimide material.
Claim 7
Dependent Claim
15 words
The multi-chip module of claim 2, wherein the thermal conduction means is a copper slug.
Claim 8
Dependent Claim
16 words
The multi-chip module of claim 2, wherein the compliant heat-conducting thermoplastic material is hexagonal boron nitride.
Claim 9
Independent Claim
235 words
A method for producing a multi-chip module comprising the steps of: providing a substrate having top and bottom faces, a plurality of cavities disposed in the top face, and signal paths disposed on the top face; embedding a thermal conduction means having top and bottom surfaces into the bottom face of the substrate such that the top surface of the thermal conduction means is in communication with the cavities; providing a plurality of semiconductor chips having top and bottom surfaces wherein the top surfaces include electrical contacts; laminating onto the top surfaces of the chips a flexible dielectric film having beam leads formed thereon and openings formed therein such that the beam leads project inward into the openings and outward away from the openings at a perimeter of the film, and wherein the chips pass through the openings; bonding the beam leads to the electrical contacts on the top surfaces of the chips; inserting the chips into the cavities of the substrate such that the bottom surfaces of the chips engage the top surface of the thermal conduction means and the beam leads are coplanar with the top face of the substrate; bonding the bottom surfaces of the chips to the top surface of the thermal conduction means by applying a compliant, heat-conducting thermoplastic material therebetween and allowing the thermoplastic material to cure; and bonding the beam leads to the signal paths on the substrate.
Claim 10
Independent Claim
235 words
A method for producing a multi-chip module comprising the steps of: providing a substrate having top and bottom faces, a plurality of cavities disposed in the top face, and signal paths disposed on the top face; embedding a thermal conduction means having top and bottom surfaces into the bottom face of the substrate such that the top surface of the thermal conduction means is in communication with the cavities; providing a plurality of semiconductor chips having top and bottom surfaces wherein the top surfaces include electrical contacts; laminating onto the top surfaces of the chips a flexible dielectric film having beam leads formed thereon and openings formed therein such that the beam leads project inward into the openings and outward away from the openings at a perimeter of the film, and wherein the chips pass through the openings; bonding the beam leads to the electrical contacts on the top surfaces of the chips; inserting the chips into the cavities of the substrate such that the bottom surfaces of the chips engage the top surface of the thermal conduction means and the beam leads are coplanar with the top face of the substrate; bonding the bottom surfaces of the chips to the top surface of the thermal conduction means by applying a compliant, heat-conducting thermoplastic material therebetween and allowing the thermoplastic material to cure; and bonding the beam leads to the signal paths on the substrate.
References Cited (Backward Citations)
US4729060A
Cited
US4890194A
Cited
US4814855A
Cited
US4829405A
Cited
US4985749A
Cited
US4931908A
Cited
US5072283A
Cited
US4939570A
Cited
US5010387A
Cited
US4912547A
Cited
US5053922A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-09 | 1995-12-09 | 1996-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-09 | 1999-12-09 | 2000-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-09 | 2003-12-09 | 2004-06-09 | $7700.00 | Window Closed / Lapsed |