← Back to Patent Explorer
US5108938A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a trench gate complimentary metal oxide semiconductor transistor

Assignee: Grumman Corp
•
Filing: 1991-03-01
•
Granted: 1992-04-28
•
Expires: 2011-03-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A complimentary trench gate metal-oxide semiconductor transistor is disclosed along with a resulting product. The process for forming the transistor comprises forming a trench within the semiconductor substrate, wherein the semiconductor substrate is doped to a first relative type. A layer doped to a second relative type is applied about the surface of the trench. An insulating layer is then formed within the trench upon said first layer. A region of gate material is formed within the trench upon said insulating layer. Source and drain regions are formed by doping first and second regions adjacent the trench to the opposite relative polarity of the substrate. Segments of the first and second regions are then doped to the same relative polarity as the substrate, the segments being isolated from the substrate by remaining portions of the first and second doped regions. The first layer therefore extends between said source and drain about said trench, and wherein the gate region is isolated from the first layer by the insulating layer.

Inventors

  • 👤 Allen L. Solomon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 01:31
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D30/00; H10D30/60; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0195; H10D84/02; H10D84/03; H10D84/038; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/512; H10D64/513

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 214 words
A method of forming a trench gate complimentary metal oxide semiconductor transistor comprising: forming a trench within a semiconductor substrate, the semiconductor substrate being doped to a first conductivity type; after forming said trench, forming a first layer doped to a second conductivity type opposite to the substrate on the surfaces of the trench, said first layer having a thickness less than the depth of said trench; applying a layer of insulator about the surfaces of the trench and upon said first layer; doping a first region and a second region adjacent the trench to a second conductivity type; doping upper segments of said first and second regions to the same conductivity type as the substrate, said segments being isolated from the substrate by said first and second regions; and applying a layer of conductive gate material within said trench upon said layer of insulator; wherein said first and second segments form the source and drain, respectively, of the transistor, and said first layer extends between said source and drain about said trench, and wherein said gate material is isolated from said first layer by said layer of insulator; and wherein forming said first layer such that it has a thickness less than the depth of the trench eliminates the need for deep diffusion.
Claim 2
Independent Claim 214 words
A method of forming a trench gate complimentary metal oxide semiconductor transistor comprising: forming a trench within a semiconductor substrate, the semiconductor substrate being doped to a first conductivity type; after forming said trench, forming a first layer doped to a second conductivity type opposite to the substrate on the surfaces of the trench, said first layer having a thickness less than the depth of said trench; applying a layer of insulator about the surfaces of the trench and upon said first layer; doping a first region and a second region adjacent the trench to a second conductivity type; doping upper segments of said first and second regions to the same conductivity type as the substrate, said segments being isolated from the substrate by said first and second regions; and applying a layer of conductive gate material within said trench upon said layer of insulator; wherein said first and second segments form the source and drain, respectively, of the transistor, and said first layer extends between said source and drain about said trench, and wherein said gate material is isolated from said first layer by said layer of insulator; and wherein forming said first layer such that it has a thickness less than the depth of the trench eliminates the need for deep diffusion.
Claim 3
Dependent Claim 15 words
The process as recited in claim 1 wherein said substrate is formed of p-doped silicon.
Claim 4
Dependent Claim 43 words
The transistor as recited in claim 1 wherein the step of forming a trench within a semiconductor substrate comprises forming a trench which is between 10 to 20 microns deep, between 2 to 3 microns wide, and between 10 to 20 microns long.
Claim 5
Dependent Claim 43 words
The transistor as recited in claim 1 wherein the step of forming a trench within a semiconductor substrate comprises forming a trench which is between 10 to 20 microns deep, between 2 to 3 microns wide, and between 10 to 20 microns long.
Claim 6
Dependent Claim 21 words
The process as recited in claim 1 wherein said step of forming a trench comprises reactive ion etching of the substrate.
Claim 7
Dependent Claim 25 words
The process as recited in claim 5 wherein said first layer is formed of n-doped silicon diffused into the trench to form an n-region channel.
Claim 8
Dependent Claim 30 words
The process as recited in claim 6 wherein said insulating layer is formed by oxidizing the surface of said n-doped silicon first layer to form a silicon dioxide insulating layer.
Claim 9
Dependent Claim 52 words
The process as recited in claim 7 wherein said first and second regions are formed by doping the substrate surface adjacent the trench to form n-doped regions, and then counter-doping the n-doped regions to form first and second, p-type segments within said n-doped regions, said p-doped segments being isolated from the substrate.
Claim 10
Dependent Claim 25 words
The process as recited in claim 8 wherein the step of applying a layer of gate material comprises filling the trench with degenerately doped polysilicon.
Claim 11
Dependent Claim 23 words
The process as recited in claim 8 wherein the step of applying a layer of gate material comprises filling the trench with metal.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-04-28 1995-10-28 1996-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-04-28 1999-10-28 2000-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-04-28 2003-10-28 2004-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag