US5107150A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog multiplier
Assignee: NEC Electronics Corp
•
Filing: 1991-05-31
•
Granted: 1992-04-21
•
Expires: 2011-05-31
Abstract
Abstract A multiplier comprises first and second squaring circuits each including first and second MOS transistors having their sources connected in common and third and fourth MOS transistors having their sources connected in common. The first and third transistors have a first gate W/L ratio and have their drains connected to each other, and the second and fourth transistors have their drains connected to each other and have a second gate W/L ratio different from the first ratio. Gates of the first and fourth transistors are connected to each other, and gates of the second and third transistors are connected to each other. A first input signal is supplied to the gates of the first and fourth transistors of each of the first and second squaring circuits, and a second input signal is supplied, without being inverted, to the gates of the second and third transistors of the first squaring circuit, and without being inverted, to the gates of the second and third transistors of the second squaring circuit. The drains of the first and third transistors of each of the squaring circuits are connected to the second and fourth transistors of the other squaring circuits. A multiplication of the first and second input signals is given by a difference between a current flowing into the drains of the first and third transistors of the first squaring circuits and the drains of the second and fourth transistors of the second squaring circuits, and another current flowing into the drains of the second and fourth transistors of the first squaring circuits and the drains of the first and third transistors of the second squaring circuits.
Inventors
- 👤 Katsuji Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 22:40
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/16; G06G7/164
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
344 words
A multiplier comprising: a first squaring circuit including first and second transistors having a first gate width-to-gate length ratio and having their drains connected to each other, and third and fourth transistors having their drains connected to each other and having a second gate width-to-gate length ratio different from said first gate width-to-gate length ratio, gates of said first and fourth transistors being connected to each other and connected in common to receive a first input signal, and gates of said second and third transistors being connected to each other and connected in common to receive an inverted signal of a second input signal, sources of said first and third transistors being connected to each other and sources of said second and fourth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said inverted signal of said second input signal is outputted; a second squaring circuit including fifth and sixth transistors having a third gate width-to-gate length ratio and having their drains connected to each other, and seventh and eighth transistors having their drains connected to each other and having a fourth gate width-to-gate length ratio different from said third gate width-to-gate length ratio, gates of said fifth and eighth transistors being connected to each other and connected in common to receive said first input signal, and gates of said sixth and seventh transistors being connected to each other and connected in common to receive said second input signal, sources of said fifth and seventh transistors being connected to each other and sources of said sixth and eighth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said second input signal is outputted; and a subtracting circuit receiving said outputs of said first and second squaring circuit for subtracting said output of said second squaring circuit from said output of said first squaring circuit.
Claim 2
Dependent Claim
344 words
A multiplier comprising: a first squaring circuit including first and second transistors having a first gate width-to-gate length ratio and having their drains connected to each other, and third and fourth transistors having their drains connected to each other and having a second gate width-to-gate length ratio different from said first gate width-to-gate length ratio, gates of said first and fourth transistors being connected to each other and connected in common to receive a first input signal, and gates of said second and third transistors being connected to each other and connected in common to receive an inverted signal of a second input signal, sources of said first and third transistors being connected to each other and sources of said second and fourth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said inverted signal of said second input signal is outputted; a second squaring circuit including fifth and sixth transistors having a third gate width-to-gate length ratio and having their drains connected to each other, and seventh and eighth transistors having their drains connected to each other and having a fourth gate width-to-gate length ratio different from said third gate width-to-gate length ratio, gates of said fifth and eighth transistors being connected to each other and connected in common to receive said first input signal, and gates of said sixth and seventh transistors being connected to each other and connected in common to receive said second input signal, sources of said fifth and seventh transistors being connected to each other and sources of said sixth and eighth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said second input signal is outputted; and a subtracting circuit receiving said outputs of said first and second squaring circuit for subtracting said output of said second squaring circuit from said output of said first squaring circuit.
Claim 3
Dependent Claim
79 words
A multiplier claimed in claim 1 further including a first differential amplifier connected to receive said first input signal and for outputting said first input signal to the gates of the first, fourth, fifth and eighth transistors, and a second differential amplifier connected to receive said second input signal and for outputting said second input signal to the gates of said sixth and seventh transistors, and said inverted input signal to the gates of said second and third transistors.
Claim 4
Dependent Claim
389 words
A multiplier comprising: a first squaring circuit including first and second transistors having a first gate width-to-gate length ratio and having their drains connected to each other, and third and fourth transistors having their drains connected to each other and having a second gate width-to-gate length ratio different from said first gate width-to-gate length ratio, gates of said first and fourth transistors being connected to each other and connected in common to receive a first input signal, and gates of said second and third transistors being connected to each other and connected in common to receive an inverted signal of a second input signal, sources of said first and third transistors being connected to each other and sources of said second and fourth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said inverted signal of said second input signal is outputted; and a second squaring circuit including fifth and sixth transistors having a third gate width-to-gate length ratio and having their drains connected to each other, and seventh and eighth transistors having their drains connected to each other and having a fourth gate width-to-gate length ratio different from said third gate width-to-gate length ratio, gates of said fifth and eighth transistors being connected to each other and connected in common to receive said first input signal, and gates of said sixth and seventh transistors being connected to each other and connected in common to receive said second input signal, sources of said fifth and seventh transistors being connected to each other and sources of said sixth and eighth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said second input signal is outputted; and the drains of said first, second, fifth and sixth transistors being connected to each other and also connected in common to receive a first drain current, and the drains of said third, fourth, seventh and eighth transistors being connected to each other and also connected in common to receive a second drain current, so that a difference between said first and second drain currents indicates a multiplication of said first and second input signals.
Claim 5
Dependent Claim
389 words
A multiplier comprising: a first squaring circuit including first and second transistors having a first gate width-to-gate length ratio and having their drains connected to each other, and third and fourth transistors having their drains connected to each other and having a second gate width-to-gate length ratio different from said first gate width-to-gate length ratio, gates of said first and fourth transistors being connected to each other and connected in common to receive a first input signal, and gates of said second and third transistors being connected to each other and connected in common to receive an inverted signal of a second input signal, sources of said first and third transistors being connected to each other and sources of said second and fourth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said inverted signal of said second input signal is outputted; and a second squaring circuit including fifth and sixth transistors having a third gate width-to-gate length ratio and having their drains connected to each other, and seventh and eighth transistors having their drains connected to each other and having a fourth gate width-to-gate length ratio different from said third gate width-to-gate length ratio, gates of said fifth and eighth transistors being connected to each other and connected in common to receive said first input signal, and gates of said sixth and seventh transistors being connected to each other and connected in common to receive said second input signal, sources of said fifth and seventh transistors being connected to each other and sources of said sixth and eighth transistors being connected to each other, so that two sets of unbalanced differential circuits are formed, and a squared value of a difference between said first input signal and said second input signal is outputted; and the drains of said first, second, fifth and sixth transistors being connected to each other and also connected in common to receive a first drain current, and the drains of said third, fourth, seventh and eighth transistors being connected to each other and also connected in common to receive a second drain current, so that a difference between said first and second drain currents indicates a multiplication of said first and second input signals.
Claim 6
Dependent Claim
79 words
A multiplier claimed in claim 3 further including a first differential amplifier connected to receive said first input signal and for outputting said first input signal to the gates of the first, fourth, fifth and eighth transistors, and a second differential amplifier connected to receive said second input signal and for outputting said second input signal to the gates of said sixth and seventh transistors, and said inverted input signal to the gates of said second and third transistors.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-04-21 | 1995-10-21 | 1996-04-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-04-21 | 1999-10-21 | 2000-04-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-04-21 | 2003-10-21 | 2004-04-21 | $7700.00 | Window Closed / Lapsed |