Patent US5107147A successfully refreshed from Google Patents.
US5107147A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Base cell for semi-custom circuit with merged technology
Assignee: Texas Instruments Inc
•
Filing: 1991-03-28
•
Granted: 1992-04-21
•
Expires: 2011-03-28
Abstract
Abstract A BiCMOS gate array base is disclosed which is capable of simultaneously implementing a BiCMOS gate and/or a multitude of CMOS gates. The cell has symmetry about 1 axis, with the bipolar devices in the center and equally accessible for interconnect by two CMOS sections. The cell allows half-cell macro circuit blocks to be placed into the base cell in an independent and flexible fashion. The same macro can be placed in either CMOS section because of the mirror symmetry. The base cell can be divided into 2 units of macro placement. The number of devices in the CMOS section is variable. This cell architecture can be extended to other mixed technologies.
Inventors
- 👤 Ah-Lyan Yee
- 👤 James D. Gallia
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 02:25
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K19/173; H03K19/1733; H03K19/1735; H10; H10D; H10D84/00; H10D84/90; H10D84/996
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
141 words
A gate array base cell comprising: a first section including a first bipolar transistor; and a pair of second sections, each of said second sections including first and second field effect transistors of a first conductivity type with a gate of said first field effect transistor being coupled to a gate of said second field effect transistor, each of said second sections including third and fourth field effect transistors of said first conductivity type with a gate of said third field effect transistor being coupled to a gate of said fourth field effect transistor, a source-drain current path of said first field effect transistor being coupled to a source-drain current path of said third field effect transistor, and a source-drain current path of said second field effect transistor being coupled to a source-drain current path of said fourth field effect transistor.
Claim 2
Dependent Claim
141 words
A gate array base cell comprising: a first section including a first bipolar transistor; and a pair of second sections, each of said second sections including first and second field effect transistors of a first conductivity type with a gate of said first field effect transistor being coupled to a gate of said second field effect transistor, each of said second sections including third and fourth field effect transistors of said first conductivity type with a gate of said third field effect transistor being coupled to a gate of said fourth field effect transistor, a source-drain current path of said first field effect transistor being coupled to a source-drain current path of said third field effect transistor, and a source-drain current path of said second field effect transistor being coupled to a source-drain current path of said fourth field effect transistor.
Claim 3
Dependent Claim
52 words
The gate array base cell of claim 1 in which said first section includes a second bipolar transistor of the same conductivity type as said first bipolar transistor, a field effect transistor of said first conductivity type and a field effect transistor of a second conductivity type opposite said first conductivity type.
Claim 4
Dependent Claim
32 words
The gate array base cell of claim 1 in which each of said second sections includes fifth and sixth field effect transistors of a second conductivity type opposite said first conductivity type.
Claim 5
Dependent Claim
73 words
The gate array base cell of claim 1 in which each of said second sections includes a first electrode which forms the gates of said first and second field effect transistors, a second electrode which forms the gates of said third and fourth field effect transistors, a third electrode which forms a gate of said fifth field effect transistor, and a fourth electrode which forms a gate of said sixth field effect transistor.
Claim 6
Dependent Claim
20 words
The gate array base cell of claim 2 in which said first and second bipolar transistors are NPN bipolar transistors.
Claim 7
Dependent Claim
39 words
The gate array base cell of claim 3 in which said field effect transistors of said first conductivity type are n-channel field effect transistors and said field effect transistors of said second conductivity type are p-channel field effect transistors.
Claim 8
Dependent Claim
25 words
The gate array base cell of claim 1 in which said gate array base cell is substantially symmetrical about a line through said first section.
Claim 9
Dependent Claim
51 words
The gate array base cell of claim 2 in which said gate array base cell is substantially symmetrical about a line through said first and second bipolar transistors, said field effect transistor of said first conductivity type and said field effect transistor of said second conductivity type of said first section.
Claim 10
Dependent Claim
23 words
The gate array base cell of claim 1 in which each of said second sections is capable of accepting the same macro placement.
Claim 11
Dependent Claim
95 words
A gate array base cell comprising: a first section including first and second bipolar transistors and a pair of field effect transistors, a first one of said pair of field effect transistors located between first and second contacts of said first bipolar transistor and a second one of said pair of field effect transistors located between said second bipolar transistor and an edge of said gate array base cell; and a pair of second sections, each second section laterally spaced from a line through said first section and including a plurality of field effect transistors.
Claim 12
Dependent Claim
95 words
A gate array base cell comprising: a first section including first and second bipolar transistors and a pair of field effect transistors, a first one of said pair of field effect transistors located between first and second contacts of said first bipolar transistor and a second one of said pair of field effect transistors located between said second bipolar transistor and an edge of said gate array base cell; and a pair of second sections, each second section laterally spaced from a line through said first section and including a plurality of field effect transistors.
Claim 13
Dependent Claim
35 words
The gate array base cell of claim 10 in which said first section is substantially symmetrical about a line through said first bipolar transistor, said second bipolar transistor, and said pair of field effect transistors.
Claim 14
Dependent Claim
19 words
The gate array base cell of claim 10 in which said first and second bipolar transistors are NPN transistors.
Claim 15
Dependent Claim
48 words
The gate array base cell of claim 10 in which said first one of said pair of field effect transistors is of a first conductivity type and said second one of said pair of field effect transistors is of a second conductivity type opposite said first conductivity type.
Claim 16
Dependent Claim
39 words
The gate array base cell of claim 13 in which said first one of said pair of field effect transistors is a p-channel transistor and said second one of said pair of field effect transistors is an n-channel transistor.
Claim 17
Dependent Claim
21 words
The gate array base cell of claim 10 in which said gate array base cell is substantially symmetrical about said line.
Claim 18
Dependent Claim
57 words
The gate array base cell of claim 10, in which said first and second bipolar transistors are of the same conductivity type, said first contact is a collector contact and said second contact is an emitter contact, said line extends through said first and second bipolar transistors, and said first section is substantially symmetrical about said line.
Claim 19
Dependent Claim
114 words
A gate array base cell comprising: a first section including first and second bipolar transistors; and a pair of second sections, each second section laterally spaced from a line through said first section and including first, second, and third field effect transistors, said first field effect transistor being of a first conductivity type and located adjacent a first edge of said gate array base cell, said second field effect transistor being of a second conductivity type opposite said first conductivity type and located adjacent a second edge of said gate array base cell, said third field effect transistor being of said second conductivity type and located between said first and second field effect transistors.
Claim 20
Dependent Claim
114 words
A gate array base cell comprising: a first section including first and second bipolar transistors; and a pair of second sections, each second section laterally spaced from a line through said first section and including first, second, and third field effect transistors, said first field effect transistor being of a first conductivity type and located adjacent a first edge of said gate array base cell, said second field effect transistor being of a second conductivity type opposite said first conductivity type and located adjacent a second edge of said gate array base cell, said third field effect transistor being of said second conductivity type and located between said first and second field effect transistors.
Claim 21
Dependent Claim
80 words
The gate array base cell of claim 17 in which each of said second sections includes fourth, fifth, and sixth field effect transistors, said fourth field effect transistor being of said first conductivity type and located adjacent said first field effect transistor, said fifth field effect transistor being of said second conductivity type and located adjacent said second field effect transistor, said sixth field effect transistor being of said second conductivity type and located adjacent said third field effect transistor.
Claim 22
Dependent Claim
70 words
The gate array base cell of claim 18 in which said first field effect transistor has a first gate electrode, said second and third field transistors have a second, common gate electrode separate from said first gate electrode, said fourth field effect transistor has a third gate electrode, and said fifth and sixth field effect transistors have a fourth, common gate electrode which is separate from said third gate electrode.
Claim 23
Dependent Claim
42 words
The gate array base cell of claim 17, in which said first and second bipolar transistors are of the same conductivity type, said line extends through said first and second bipolar transistors, and said first section is substantially symmetrical about said line.
Claim 24
Dependent Claim
148 words
A gate array including a plurality of base cells, each base cell comprising: a first section including a first bipolar transistors; and a pair of second sections, each of said second sections including first and second field effect transistors of a first conductivity type with a gate of said first field effect transistor being coupled to a gate of said second field effect transistor, each of said second sections including third and fourth field effect transistors of said first conductivity type with a gate of said third field effect transistor being coupled to a gate of said fourth field effect transistor, a source-drain current path of said first field effect transistor being coupled to a source-drain current path of said third field effect transistor, and a source-drain current path of said second field effect transistor being coupled to a source-drain current path of said fourth field effect transistor.
Claim 25
Dependent Claim
148 words
A gate array including a plurality of base cells, each base cell comprising: a first section including a first bipolar transistors; and a pair of second sections, each of said second sections including first and second field effect transistors of a first conductivity type with a gate of said first field effect transistor being coupled to a gate of said second field effect transistor, each of said second sections including third and fourth field effect transistors of said first conductivity type with a gate of said third field effect transistor being coupled to a gate of said fourth field effect transistor, a source-drain current path of said first field effect transistor being coupled to a source-drain current path of said third field effect transistor, and a source-drain current path of said second field effect transistor being coupled to a source-drain current path of said fourth field effect transistor.
Claim 26
Dependent Claim
102 words
A gate array including a plurality of base cells, each base cell comprising: a first section including first and second bipolar transistors and a pair of field effect transistors, a first one of said pair of field effect transistors located between first and second contacts of said first bipolar transistor and a second one of said pair of field effect transistors located between said second bipolar transistor and an edge of said gate array base cell; and a pair of second sections, each second section laterally spaced from a line through said first section and including a plurality of field effect transistors.
Claim 27
Dependent Claim
102 words
A gate array including a plurality of base cells, each base cell comprising: a first section including first and second bipolar transistors and a pair of field effect transistors, a first one of said pair of field effect transistors located between first and second contacts of said first bipolar transistor and a second one of said pair of field effect transistors located between said second bipolar transistor and an edge of said gate array base cell; and a pair of second sections, each second section laterally spaced from a line through said first section and including a plurality of field effect transistors.
Claim 28
Dependent Claim
55 words
The gate array of claim 22, in which said first and second bipolar transistors are of the same conductivity type, said first contact is a collector contact and said second contact is an emitter contact, said line extends through said first and second bipolar transistors, and said first section is substantially symmetrical about said line.
Claim 29
Dependent Claim
122 words
A gate array including a plurality of base cells, each base cell comprising: a first section including first and second bipolar transistors; and a pair of second sections, each second section laterally spaced from a line extending through said first section and including first, second, and third field effect transistors, said first field effect transistor being of a first conductivity type and located adjacent a first edge of said gate array base cell, said second field effect transistor being of a second conductivity type opposite said first conductivity type and located adjacent a second edge of said gate array base cell, said third field effect transistor being of said second conductivity type and located between said first and second field effect transistors.
Claim 30
Dependent Claim
122 words
A gate array including a plurality of base cells, each base cell comprising: a first section including first and second bipolar transistors; and a pair of second sections, each second section laterally spaced from a line extending through said first section and including first, second, and third field effect transistors, said first field effect transistor being of a first conductivity type and located adjacent a first edge of said gate array base cell, said second field effect transistor being of a second conductivity type opposite said first conductivity type and located adjacent a second edge of said gate array base cell, said third field effect transistor being of said second conductivity type and located between said first and second field effect transistors.
Claim 31
Dependent Claim
40 words
The gate array of claim 24, in which said first and second bipolar transistors are of the same conductivity type, said line extends through said first and second bipolar transistors, and said first section is substantially symmetrical about said line.
References Cited (Backward Citations)
US4682202A
Cited
US4827368A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-04-21 | 1995-10-21 | 1996-04-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-04-21 | 1999-10-21 | 2000-04-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-04-21 | 2003-10-21 | 2004-04-21 | $7700.00 | Window Closed / Lapsed |